



Verdi

- Verilog Debugging Tool

數位電路與系統

助教: 郭書宏

Introduction to Verdi

- The Verdi Automated Debug System is an advanced open platform for debugging digital designs with powerful technology that helps you:
 1. **Comprehend** complex and unfamiliar design behavior.
 2. **Automate** difficult and tedious debug processes.

Basic Function

- nTrace
 - A **source code viewer** and analyzer that operates on the knowledge database to display the **design hierarchy** and **source code** for selected design blocks.
 - The **main window** of Verdi.
- nSchema
 - A **schematic viewer** and analyzer that generates interactive debug-specific logic diagrams showing the **structure** of selected portions of a design.
- nWave
 - A state-of-the-art **graphical waveform viewer** and analyzer that is fully integrated with Verdi's source code, schematic, and flow views.


Start Verdi

- Type the following command on the terminal:



- verdi &

Example: `ee01 [Lab05/01_RTL]% verdi &`

- Also, the token “&” enable you to use the terminal while Verdi is running in the background.




Import Design




nTrace – Error checking

- After importing all code files, Verdi will compile your code first, and you can check the syntax errors in message window.
 - Because pattern.sv contains non-synthesizable syntax, just ignore the error messages about pattern.
- Through Verdi, you can debug your code before simulation.




nTrace – Hierarchy tracing

- (1) You can trace which top module calling this submodule.
- (2) You can trace the definition of the called submodule.



(1) Find which module calling this submodule



(2) Find the definition of this submodule

nTrace – Signal tracing

- (1) You can trace this signal is loading to which signals.
- (2) You can trace this signal is driven by which signals.

The screenshot shows the nTrace interface with the 'OneTrace' tab selected. The 'Signals/Drivers/Loads' table is highlighted with a red box, showing the following data:

Signal	Value	Time	File(Line)	Scope
handshake_slave1			/home/RAID...ter.sv(30)	TESTBENCH...terconnec
handshake_slave1 = 0;			/home/RAID...er.sv(134)	TESTBENCH...terconnec
handshake_slave1 = 0;			/home/RAID...er.sv(150)	TESTBENCH...terconnec
handshake_slave1 = 0;			/home/RAID...er.sv(167)	TESTBENCH...terconnec
handshake_slave1 = 0;			/home/RAID...er.sv(196)	TESTBENCH...terconnec
handshake_slave1 = 0;			/home/RAID...er.sv(225)	TESTBENCH...terconnec
handshake_slave1 = 1;			/home/RAID...er.sv(257)	TESTBENCH...terconnec
handshake_slave1 = 0;			/home/RAID...er.sv(261)	TESTBENCH...terconnec


Red annotations: 1 points to the 'handshake_slave1 = 0;' line in the code editor. 2 points to the 'Driver' button in the toolbar. 3 points to the 'Signals/Drivers/Loads' table. 4 points to the 'Load' button in the toolbar.

The screenshot shows the nTrace interface with the 'OneTrace' tab selected. The 'Signals/Drivers/Loads' table is highlighted with a red box, showing the following data:


Signal	Value	Time	File(Line)	Scope
handshake_slave1 = 0;			/home/RAID...er.sv(261)	TESTBENCH...terconnec
next_state			/home/RAID...ter.sv(35)	TESTBENCH...terconnec
cur_state <= next_state;			/home/RAID...ter.sv(125)	TESTBENCH...terconnec
cur_state			/home/RAID...ter.sv(34)	TESTBENCH...terconnec
case (cur_state)			/home/RAID...er.sv(147)	TESTBENCH...terconnec
data_in_1			/home/RAID...ter.sv(26)	TESTBENCH...terconnec
next_slave_number1 = data_in_1[6];			/home/RAID...ter.sv(85)	TESTBENCH...terconnec
next_addr_1 = data_in_1[5:3];			/home/RAID...ter.sv(86)	TESTBENCH...terconnec
next_value_1 = data_in_1[2:0];			/home/RAID...ter.sv(87)	TESTBENCH...terconnec

Red annotations: 1 points to the 'data_in_1' line in the code editor. 2 points to the 'Driver' button in the toolbar. 3 points to the 'Signals/Drivers/Loads' table. 4 points to the 'Load' button in the toolbar.


nSchema




nSchema



nSchema




nSchema – FSM




nSchema – FSM


- You can watch the FSM transition diagram here.
- Keep your mouse cursor on the transition arrows, it will show you the state transition condition.




nWave



nWave



nWave



nWave

The screenshot displays the nWave software interface, which is used for digital logic simulation and waveform analysis. The top window shows the Verilog source code for a module named `inter`. The code defines input signals (`clk`, `rst_n`, `in_valid_1`, `in_valid_2`, `in_valid_3`, `data_in_1`, `data_in_2`, `data_in_3`) and output signals (`ready_slave1`, `ready_slave2`, `valid_slave1`, `valid_slave2`, `addr_out`, `value_out`). A red box highlights the input signals, and a red arrow points to the text "1. Ctrl+C", indicating the first step in copying the signal names.

The bottom window shows the waveform viewer, which displays the timing diagram for the signals. The signals are listed on the left: `clk`, `rst_n`, `in_valid_1`, `in_valid_2`, `in_valid_3`, `data_in_1[6:0]`, `data_in_2[6:0]`, and `data_in_3[6:0]`. A red box highlights the signal `clk`, and a red arrow points to the text "2. Ctrl+V", indicating the second step in pasting the signal names into the waveform viewer.

nWave

The screenshot shows the nWave software interface. The top window displays the source code for `TESTBENCH.I_interconnect`. The bottom window shows the waveform view for the same module.


1. frame signals

2. Press middle mouse button, drag and then drop.

The state signals `cur_state[2:0]` and `nxt_state[2:0]` are highlighted in the waveform view, and a red arrow points to their declaration in the source code.


The state signals will be shown in state parameter names.

Verdi – Active Annotation




Verdi – Active Annotation

- The values stored in variables will be shown as same as the waveform where marker points to.




nWave - Saving waveform

- You can save the signal order for next time using nWave.
 - Naming it as “debug.rc”.




nWave - Saving waveform

- Next time you using nWave, you can simply restore the signals instead of choosing signal again and again.
 - Don't forget you have to import .fsdb first.



nWave - Saving waveform



Reference

1. "Introduction to Verdi" by Abel Hu
2. "Verdi³ datasheet" by Synopsys
3. Verilog Simulation & Debugging Tools by NTU