Midterm Project 2023 Fall

ICLAB

Author: Lai Lin-Hung @ Si2 Lab

Routing Problem

Maze Route Algorithm

- **"An algorithm for path connection and its application," Lee, IRE Trans. Electronic Computer, EC-10, 1961.**
  - Discussion mainly on single-layer routing
- **Strengths**
  - Guarantee to find connection between 2 terminals if it exists
  - Guarantee minimum path
- **Weaknesses**
  - Requires large memory for dense layout
  - Slow
- **Applications:**
  - CAD: Detailed routing
  - Game Industry: End-to-End path finding
  - Robotic: Road Planning

- Find a path from *S* to *T* by "wave propagation".



- Time & space complexity for an $M \times N$ grid: $O(MN)$ **(huge!)**



Source: (YW-Chang, NTU)

Routing Problem

How can we optimize this problem?

Midterm Goal:

Try to design a 2-end router from both algorithm level and circuit level to reach a fast routing with less memory(area) penalty. i.e. Consider hardware awareness algorithm and some skill you learnt from Lab01~Lab06.

Reducing Memory Requirement

- Akers's Observations (1967)
  - Adjacent labels for *k* are either *k*-1 or *k*+1.
  - Want a labeling scheme such that each label has its preceding label different from its succeeding label.
- Way 1: coding sequence 1, 2, 3, 1, 2, 3, …; states: 1, 2, 3, *empty*, *blocked* (3 bits required)
- Way 2: coding sequence 1, 1, 2, 2, 1, 1, 2, 2, …; states: 1, 2, *empty*, *blocked* (need only 2 bits)



Sequence: 1, 2, 3, 1, 2, 3, ...



Sequence: 1, 1, 2, 2, 1, 1, 2, 2, ...

Reducing Running Time

- Starting point selection: Choose the point farthest from the center of the grid as the starting point.
- Double fan-out: Propagate waves from both the source and the target cells.
- Framing: Search inside a rectangle area 10--20% larger than the bounding box containing the source and target.
  - Need to enlarge the rectangle and redo if the search fails.



Problem Definition

Description of object





Step.0
Get Input & Fetch DRAM



frame_id	0			
net_id	9		4	
loc_x	5	11	4	13
loc_y	10	3	4	13
	source	sink	source	sink

Step.1
Filling Path Map



Location Map

frame_id	0			
net_id	9		4	
loc_x	5	11	4	13
loc_y	10	3	4	13
	source	sink	source	sink



Path Map

"Wave Propagation" from S (source)
With sequence "1,2,3,1,2,3,..."
Until reached T (sink)

Step.2
Retrace Path Map

Step.3
Update Location Map

Since Down priority is higher than Left.



Location Map



Path Map



Retrace Priority

1) Down (y+1)
2) UP (y-1)
3) Right (x+1)
4) Left (x-1)

"Retrace" from T (sink)
Based on **retrace priority** to discover right back-trace sequence, i.e. "3,2,1,3,2,1…" or "2,1,3,2,1,3…" or "1,3,2,1,3,2…" Until reached S (source)

Pattern will check if source can reach sink or not. (connectivity check)

Step.4
Calculate Path Cost

Repeat
Step.1 ~ Step.4

		4	4	4	4					9	9	9	9		
		4	4	4	4					9	9	9	9		
		4	4	4	4						9				
											9				
											9				
											9				
											9				
											9				
				9	9	9	9	9	9	9	9				
				9	9										
											4	4	4		
											4	4	4		

Location Map

7	7	7	7	7	7	5	6	7	7	7	7	7	7	7	7
7	8	8	8	8	8	5	6	7	8	8	8	8	8	8	7
7	8	9	9	9	9	5	6	7	8	9	9	9	9	8	7
7	8	9	9	9	9	5	6	7	8	9	9	9	9	8	7
7	8	9	9	9	9	5	6	7	8	8	8	8	8	8	7
7	8	8	8	8	8	5	6	7	7	7	7	7	7	7	7
5	5	5	5	5	5	5	5	5	5	6	6	6	6	6	6
5	6	6	6	6	6	6	6	6	5	5	5	5	5	5	5
5	6	7	7	7	7	7	7	6	5	5	5	5	5	5	5
5	6	7	8	8	8	8	7	6	5	6	6	6	6	6	6
5	6	7	8	9	9	8	7	6	5	7	7	7	7	7	7
5	6	7	8	9	9	8	7	6	5	8	8	8	8	8	7
5	6	7	8	8	8	8	7	6	5	8	9	9	9	8	7
5	6	7	7	7	7	7	7	6	5	8	9	9	9	8	7
5	6	6	6	6	6	6	6	6	5	8	8	8	8	8	7
5	5	5	5	5	5	5	5	5	5	7	7	7	7	7	7

Weight Map (store in DRAM)

Accumulate weight on the path from Source to Sink.
Ex: 8+7+6+5+7+7+6+5+5+6+7+8 = 77
Record it as target #1 path cost.
(Total cost += target #1 cost)

frame_id	0			
net_id	9		4	
loc_x	5	11	4	13
loc_y	10	3	4	13

source sink

Do it again for another target until all targets find the path.

Repeat
Step.1 ~ Step.4

Step.1
Filling Path Map

frame_id	0			
net_id	9		4	
loc_x	5	11	4	13
loc_y	10	3	4	13
			source	sink

Do it again for another target
until all targets find the path.

		4	4	4	4					9	9	9	9		
		4	4	4	4					9	9	9	9		
		4	4	4	4						9				
											9				
											9				
											9				
											9				
											9				
				9	9	9	9	9	9	9	9				
				9	9										
											4	4	4		
											4	4	4		

Location Map

1	3	1	2	1	3	2	3	1	2	3	1	2	3	1	2
3	2	3	1	3	2	1	2	3	1	2	3	1	2	3	1
2	1	4	4	4	4	3	1	2	3	9	9	9	9	1	2
1	3	4	4	4	4	2	3	1	2	9	9	9	9	2	3
3	2	4	4	S	4	1	2	3	1	2	9	2	1	3	1
2	1	3	2	1	2	3	1	2	3	1	9		2	1	2
3	2	1	3	2	3	1	2	3	1	2	9			2	
1	3	2	1	3	1	2	3	1	2	3	9				
2	1	3	2	1	2	3	1	2	3	1	9				
3	2	1	3	2	3	1	2	3	1	2	9				
1	3	2	1	9	9	9	9	9	9	9	9	2			
2	1	3	2	9	9	1	2	3	1	2	3	1	2		
3	2	1	3	1	2	3	1	2	3	1	4	4	4		
1	3	2	1	2	3	1	2	3	1	2	4	4	T		
2	1	3	2	3	1	2	3	1	2	3	1	2	3		
3	2	1	3	1	2	3	1	2	3	1	2	3			

Path Map

"Wave Propagation" from S (source)
With sequence "1,2,3,1,2,3,..."
Until reached T (sink)

Step.2
Retrace Path Map

Step.3
Update Location Map

		4	4	4	4					9	9	9	9		
		4	4	4	4					9	9	9	9		
		4	4	4	4						9				
											9				
											9				
											9				
											9				
					9	9	9	9	9	9	9				
				9	9										
				9	9										
											4	4	4		
											4	4	4		

Location Map

1	3	1	2	1	3	2	3	1	2	3	1	2	3	1	2
3	2	3	1	3	2	1	2	3	1	2	3	1	2	3	1
2	1	4	4	4	4	3	1	2	3	9	9	9	9	1	2
1	3	4	4	4	4	2	3	1	2	9	9	9	9	2	3
3	2	4	4	S	4	1	2	3	1	2	9	2	1	3	1
2	1	3	2	1	2	3	1	2	3	1	9		2	1	2
3	2	1	3	2	3	1	2	3	1	2	9			2	
1	3	2	1	3	1	2	3	1	2	3	9				
2	1	3	2	1	2	3	1	2	3	1	9				
3	2	1	3	2	3	1	2	3	1	2	9				
1	3	2	1	9	9	9	9	9	9	9	9	2			
2	1	3	2	9	9	1	2	3	1	2	3	1	2		
3	2	1	3	1	2	3	1	2	3	1	4	4	4		
1	3	2	1	2	3	1	2	3	1	2	4	4	T		
2	1	3	2	3	1	2	3	1	2	3	1	2	3		
3	2	1	3	1	2	3	1	2	3	1	2	3			

Path Map

		4	4	4	4					9	9	9	9		
		4	4	4	4					9	9	9	9		
		4	4	4	4						9				
			4	4							9				
			4								9				
			4								9				
			4								9				
			4								9				
			4	9	9	9	9	9	9	9	9				
			4	9	9										
			4	4	4	4	4	4	4	4	4	4	4		
										4	4	4	4		
										4	4	4	4		

Retrace Priority

1) Down (y+1)
2) UP (y-1)
3) Right (x+1)
4) Left (x-1)

"Retrace" from T (sink)
Based on **retrace priority** to discover right back-trace sequence, i.e. "3,2,1,3,2,1…" or "2,1,3,2,1,3…" or "1,3,2,1,3,2…" Until reached S (source)

Pattern will check if source can reach sink or not. (connectivity check)

Step.4
Calculate Path Cost

All targets find path

Step.5
Write Back & Output



Location Map



Weight Map (store in DRAM)

Accumulate weight on the path from Source to Sink.
Ex:8+8+5+6+7+8+8+8+8+8+8+8+7+6+5+8+8+8+8+8+8 = 156
Record it as target #2 path cost.
(Total cost += target #2 cost)



Pattern will check : (1) -> (2) -> (3)

(1) Check original target is consistent with original location map store in DRAM. **(consistent check)**

(2) Check routed location map store in DRAM to see if source can reach sink or not. **(connectivity check)**

(3) Check weight output is correct with your routed location map in DRAM **(cost check)**

PATTERN Design by You

Functional Check

(1) Consistent Check



All Macros should be place at original location

Pattern will check : (1) -> (2) -> (3)

(1) Check original target is consistent with original location map store in DRAM. **(consistent check)**

(2) Check routed location map store in DRAM to see if source can reach sink or not. **(connectivity check)**

(3) Check weight output is correct with your routed location map in DRAM **(cost check)**

(2) Connectivity Check



Only one path from S to T

Can not find path from S to T

Multiple Path is forbidden

(3) Cost Check



Weight: 156
Golden: 156

Weight: 123
Golden: 156

Calculating golden total weight in pattern, compare to MRA.v output

SPEC of Routing Map



frame_id	0			
net_id	9		4	
loc_x	5	11	4	13
loc_y	10	3	4	13
	Source	Sink	Source	Sink

Specification:

(1) One "***Location map***" called a "***Frame***", with 64 by 64 4-bit array

(2) Each "***Frame***" has its "***Frame_id***", identify the address store in DRAM

(3) "***Location map***" would include several routing "***Target***", # of targets would range in 1~15

(4) Each "***Target***" owns its "***NET_ID***", "***NET_ID***" would range from 1~15

(5) One "***Target***" consisted of 2 "***Macro***", one is "***Source***", the other is "***Sink***"

(6) "***Macro***" height and width would be ranged in 2~6 if # of targets less than 11, otherwise would be 2~4

(7) "***Macro***" has one "***Terminal***", which must be located at the outermost region of the "***Macro***"

(8) Location of "***Terminal***" would be send by input "***loc_x***" and "***loc_y***", fist is "***Source***", followed by "***Sink***"

(9) "***Location map***" record all "***Macro***" location, identified by a 4-bit value "***NET_ID"***, while 0 represent empty region

(10) "***Margin***" of "***Location map***" would be outermost 2 rows and 2 columns

(11) "***Macro***" would never place at the "***Margin***" area

(12) "***Target***" is routed means only one path is highlighted with "***NET_ID***" from "***Source Terminal***" to "***Sink Terminal***" in "***Location map***"

(13) "***Length***" means path grid number from "***Source Terminal***" to "***Sink Terminal***" exclusive itself when "***Target***" is routed

(14) "***Length***" of each "***Target***" is limited with in 1000 units, i.e. over 1000 units case will be drop out

(15) "***Weight***" means path weighted sum from "***Source Terminal***" to "***Sink Terminal***" exclusive itself when "***Target***" is routed

(16) "***Location map***" routing success means all "***Target***" is routed in "***Location map***" (not unique solution)

(17) "***Location map***" must be routing success with given approach

(18) "***Cost***" of routing result means the accumulation "***Weight***" when "***Location map***" routing success

Grading in Midterm

$$\boldsymbol{Score = SampleCase(20\%) + Functionality(50\%) + Performacne(30\%)}$$

Finite State Machine

FSM + PATTERN

$$\boldsymbol{Performacne(30\%) = Rank(Latency * Cycle\ Time)}$$

DRAM Provided by TA

Address Mapping

DRAM

From : 0x00000000
To : 0x0000FFFF
Kernel Not Accessible

From : 0x00010000
To : 0x00017FFF
Frame : NO.0 - NO.15
→ **Read & Write**

From : 0x00018000
To : 0x0001FFFF
Frame : NO.16 - NO.31
→ **Read & Write**

From : 0x00020000
To : 0x0002FFFF
Weight: NO.0 – NO.31
→ **Read only**

Memory Size:

Frame size = 64 x 64 x 4 = 16,384 bits = 2048 bytes
Weight size = 64 x 64 x 4 = 16,384 bits = 2048 bytes
Total = 32 Frames and 32 Weights

Address Example:

Fra. No.0	0x0001_0000	~	0x0001_07FF
Fra. No.1	0x0001_0800	~	0x0001_0FFF
Fra. No.2	0x0001_1000	~	0x0001_17FF
Fra. No.3	0x0001_1800	~	0x0001_1FFF
We. No.0	0x0002_0000	~	0x0002_07FF
We. No.1	0x0002_0800	~	0x0002_0FFF
We. No.2	0x0002_1000	~	0x0002_17FF
We. No.3	0x0002_1800	~	0x0002_1FFF

DRAM Provided by TA

Fetch DRAM in your Design

DRAM	
From : 0x00000000 To : 0x0000FFFF Kernel Not Accessible	
From : 0x00010000 To : 0x00017FFF Frame : NO.0 - NO.15	→ Read & Write
From : 0x00018000 To : 0x0001FFFF Frame : NO.16 - NO.31	→ Read & Write
From : 0x00020000 To : 0x0002FFFF Weight: NO.0 – NO.31	→ Read only

- AXI4 Protocol: Refer to Midterm Project AXI4





DRAM Provided by TA

PATTERN Check Method

DRAM

From : 0x00000000 To : 0x0000FFFF Kernel Not Accessible	
From : 0x00010000 To : 0x00017FFF Frame : NO.0 - NO.15	→ Read & Write
From : 0x00018000 To : 0x0001FFFF Frame : NO.16 - NO.31	→ Read & Write
From : 0x00020000 To : 0x0002FFFF Weight: NO.0 – NO.31	→ Read only

- How to directly access DRAM in pattern.

Declare DRAM in PATTERN

```
pseudo_DRAM u_DRAM(

      .clk(clk),
      .rst_n(rst_n),

   .   awid_s_inf(   awid_s_inf),
   . awaddr_s_inf( awaddr_s_inf),
   . awsize_s_inf( awsize_s_inf),
   .awburst_s_inf(awburst_s_inf),
   .  awlen_s_inf(  awlen_s_inf),
   .awvalid_s_inf(awvalid_s_inf),
   .awready_s_inf(awready_s_inf),

   .  wdata_s_inf(  wdata_s_inf),
   .  wlast_s_inf(  wlast_s_inf),
   . wvalid_s_inf( wvalid_s_inf),
   . wready_s_inf( wready_s_inf),

   .    bid_s_inf(    bid_s_inf),
   .  bresp_s_inf(  bresp_s_inf),
   . bvalid_s_inf( bvalid_s_inf),
   . bready_s_inf( bready_s_inf),
```

Note: You should declare DRAM in pattern not design, and if your design contains DRAM unit, you will fail demo, i.e. you can only access DRAM data by AXI4 protocol in you design.

Variable in pseudo_DRAM.v (do not modify)

reg [7:0] DRAM_r [0:196607]; (Address from 00000000 to 0002FFFF)

Access submodule element (Pattern may use it to check data store in DRAM is correct or not)

```
u_DRAM.DRAM_r[temp_addr]
```

Location Map

(2,0)

X axis

0 15

Y axis

0 15

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	4	4	4	4	0	0	0	0	9	9	9	9	0	0
0	0	4	4	4	4	0	0	0	0	9	9	9	9	0	0
0	0	4	4	4	4	0	0	0	0	0	9	0	0	0	0
0	0	0	4	4	0	0	0	0	0	0	9	0	0	0	0
0	0	0	4	0	0	0	0	0	0	0	9	0	0	0	0
0	0	0	4	0	0	0	0	0	0	0	9	0	0	0	0
0	0	0	4	0	0	0	0	0	0	0	9	0	0	0	0
0	0	0	4	0	9	9	9	9	9	9	9	0	0	0	0
0	0	0	4	9	9	0	0	0	0	0	0	0	0	0	0
0	0	0	4	9	9	0	0	0	0	0	0	0	0	0	0
0	0	0	4	4	4	4	4	4	4	4	4	4	4	0	0
0	0	0	0	0	0	0	0	0	0	4	4	4	4	0	0
0	0	0	0	0	0	0	0	0	0	4	4	4	4	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Raster Scan Order

DRAM Provided by TA

.dat file example

../00_TESTBED/DRAM/DRAM.dat

```
@10000
2b 25 a 8a
@10004
2b a8 29 34
@10008
bf 8a 5 79
@1000c
6d c5 29 a
@10010
73 a7 a 94
@10014
85 62 42 a4
@10018
ea dd 80 8b
@1001c
26 45 4a 1c
```

Variable in pseudo_DRAM.v

reg [7:0] DRAM_r [0:196607]; (Address from 00000000 to 0002FFFF)



DRAM_r		
Address	[7:4]	[3:0]
[0]	2	B
[1]	2	5
[2]	0	A
[3]	8	A
[4]	2	B
[5]	A	8
[6]	2	9
[7]	3	4

Real Sequence in Location Map:
(Raster Scan Order)
B 2 5 2 A 0 A 8 B 2 8 A 9 2 4 3 ...

DRAM Provided by TA

NOTE: YOU MAY USE

- You may modify the following part in ../00_TESTBED/pseudo_DRAM.v.

.dat file path → `parameter DRAM_p_r = "../00_TESTBED/DRAM/dram.dat";`

DRAM latency → `parameter DRAM_R_LAT = 90, DRAM_W_LAT =100, MAX_WAIT_READY_CYCLE=300;`

```
`ifdef FUNC
`define LAT_MAX 20
`define LAT_MIN 1
`endif
`ifdef PERF
`define LAT_MAX 20
`define LAT_MIN 1
`endif
```

- If you want to refresh dram, you may use the following code.

```
$readmemh("../00_TESTBED/DRAM/dram.dat", u_DRAM.DRAM_r);
```

Sample Case Given by TA

3 Cases: Simple, Medium, Hard

Input.txt, dram.dat -> You can write a pattern to read this file and send to chip

Map.txt, Output.txt, Weight.txt, *.png -> Provide for you to debug



_0: Simple
_1: Medium
_2: Hard

Note: TA may gen more data to test the functionality. Sample case is aim to make you easier understand this router problem.

Sample Case

File Description

Input data

(input.txt)

```
1
0 15
15
16 59
20 55
4
6 40
30 24
5
50 45
44 23
3
19 33
22 29
10
42 28
40 37
14
29 42
8 46
```

Pattern

No. Pattern / # Macro

Net id (target 1)

Source loc_x / Source loc_y

Sink loc_x / Sink loc_y

Net id (target 2)

Source loc_x / Source loc_y

Sink loc_x / Sink loc_y

Net id (target 3)

Source loc_x / Source loc_y

Sink loc_x / Sink loc_y

...

Original map in DRAM



Routed map in DRAM



DRAM data

Map / Weight (dram.dat)

```
@10000
00 00 00 00
@10004
00 00 00 00
@10008
00 00 00 00
@1000c
00 00 00 00
@10010
00 00 00 00
@10014
00 00 00 00
@10018
00 00 00 00
@1001c
00 00 00 00
@10020
00 00 00 00
@10024
00 00 00 00
@10028
00 00 00 00
```

Location map in DRAM (map.txt)



Routed map in DRAM (output.txt)



Weight data in DRAM (weight.txt)

Overall system block