


Bank_' replaces ClrIOPReq', which was connected to 184 on backplane



ADDED for CPE fZNorm - Low fZNorm - High S138 (20)RefreshZ (20)fZNoop QO იი 14 IBPtr_1' DES tl #TP179 fZ.1 Q1 fZ.1 Q1 BPtr_0' Port_ Q2 **#TP180** Q2' Z CIN_pc16Z _Port' 12 fZ.2 Q3' fZ.2 03 DES -Rot0 Ω4 Q4' U LRot12 TO PopZ #TP181 fZ.3 Q5' fZ.3 Q5' 9 PushZ 7 AltUA Ð Rot8 Q6' Q6' AltUAddr Rot4 Q7' Q7' (34)E E' (34)(20)(20)fS.2 fS.2

There are 2 spare fZ decodes available for future expansion

Notes on 16K CP additions:

Note that Bank_' is fY=D, not fZ=4, as stated in the Dandelion Hardware Manual!


Bank_' replaces ClrlOPReq', which is now obsolete. ClrlOPReq' was also connected to backplane pin 184.

The meaning of Des_YBus' depends on which cycle it is activated in:

Des_YBus' in C2 means Write Des Address Des_YBus' in C1 or C3 means Write Des Data

XBus_Des' can be activated in any cycle See page sCPE31 for details of DES logic

The fZNorm-High decoder has been added in the 16K CP to derive the DES decodes.




S138 Timing:


Propagation delays


from Selects to Q' 14nS from Enables to Q' 13nS

These timings are very conservative!



XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	Microinstruction Decoding I	CPE10.sil	Bob Garner	Ва	5/30/83	11





File

CPE11.sil

XEROX

PARC

Project

CPE

Drawing

Microinstruction Decoding II

Designer

Bob Garner

Rev


Ва


Date


5/30/83


Page

12









DispBr[0-1] = max(c+32,69,133)

20 ^ to fY

24[3] S151 select to DispBr 18 DispBr' setup

64[3]=69

95 ^ to EnDispBr0-1' 18[2] S151 E' to DispBr 18 DispBr' setup

131[2] = 133 nS

c condition source 12[2] S151 data to DispBr 18 DispBr' setup

c+30[2]= c+32

DispBr Setup

5 S00 in to pTC 6[1] S64 in to pNIA 5[1] 25S09/S374 setup

18 nS

DispBr[2-3]=max(c+26,55,103)

20 ^ to fY

15[2] S151 select to DispBr 18 DispBr' setup

51[4]=55 nS


70 ^ to EnDispBr.3A' 13[2] S151 E' to DispBr 18 DispBr' setup


101[2] = 103 nS

c condition source
7[1] S151 data to DispBr
18 DispBr' setup

c+23[3]=c+26 nS

XEROX Project Drawing File Designer Rev Date Page
PARC CPE Dispatch/Branch CPE12.sil Bob Garner Ba 5/30/83 13





pNIA[0-7]=max(127, 120, 46) nS

XEROX

PARC

Project


CPE

pNIA, pTC (Branching)

100 ^ to INIA 12[2] LS158 data to pNIA' <u>5[1]</u> 25S09/S374 setup 117[3]=120 nS 20 ^ to EKErrc2 18[2] LS158 E' to pNIA' 5[1] 25S09/S374 setup

43[3]=46nS

(See page 11 for pNIA[8-11] timing)



File

CPE13.sil

Designer

Bob Garner

Rev


Ba


Date


5/30/83

Page

14







Task Numbers

0	Emulator
1	Display/LSEP
2	Ethernet
3	Refresh
4	Disk
5	IOP
6	Control Store R/W
7	Kernel

Swc2 timing=max(133,101,101)

^ to Kreq' ^ to SwTAddr ^ to Nt Pt 22 28 F93453 addr to Nt F93453 CS' to Nt 55 25 15[2] S241 EN to Nt F93427 addr to Swc2 25S09 SB setup F93427 addr to Swc2 25S09 SB setup F93427 addr to Swc2 25S09 SB setup 45 45 45 10[1] 10[1] 10[1]

Click Assignment

0	Ethernet	
1	Disk	
2	IOP	Notes:
3	Ethernet/Disk	When Disk = SA4000, Click 3 is Ethernet only. When Disk = Trident, Click 3 is Ethernet on even rounds, Trident on Odd rounds (ie, 10-click round)
4	Display/LSEP/Rfrsh	The Display & LSEP-refresh tasks never both use Click 4

Warning: This drawing contains font 4 macros!

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	Schedule, Switch, & Tasks	CPE15.sil	Bob Garner	Ва	5/30/83	16