



# MIPS Reference Data

ODCC

1

CORE INSTRUCTI					OPCODE
NAME ANIEMO		FOR- Mat			/ FUNCT (Hex)
NAME, MNEMO	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 <sub>bex</sub>
Add Immediate	addi	I	R[rt] = R[rs] + R[rt] R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>
		I		(2)	o hex
Add Imm. Unsigned			R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub> 0 / 21 <sub>hex</sub>
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 <sub>hex</sub> 0 / 24 <sub>hex</sub>
And	and	R	R[rd] = R[rs] & R[rt]	(2)	
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{\rm hex}$
Branch On Equal	beq	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	$4_{\rm hex}$
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	$5_{\rm hex}$
Jump	j	J	PC=JumpAddr	(5)	$2_{hex}$
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{hex}$
Jump Register	jr	R	PC=R[rs]		$0/08_{hex}$
Load Byte Unsigned	lbu	Ι	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	$24_{\text{hex}}$
Load Halfword Unsigned	lhu	Ι	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	$25_{\text{hex}}$
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{\rm hex}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		$f_{hex}$
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 <sub>bex</sub>
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 <sub>hex</sub>
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	_
Set Less Than	s1t	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	:0(2)	
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 <sub>hex</sub>
Shift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 <sub>hex</sub>
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28
Store Conditional	sc	Ι	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	$38_{\rm hex}$
Store Halfword	sh	Ι	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	
Store Word	sw	Ι	M[R[rs] + SignExtImm] = R[rt]	(2)	
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 <sub>hex</sub>
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 <sub>hex</sub>
-					

(1) May cause overflow exception
(2) SignExtImm = { 16{immediate[15]}, immediate }

- (3) ZeroExtImm = { 16{lb'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5)  $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$ (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

# **BASIC INSTRUCTION FORMATS**

R	opcode		rs	rt		rd		shamt	f	unct	
	31 2	5 25	21	20	16	15	11	10 6	5		0
I	opcode		rs	rt				immediate	2		
	31 2	5 25	21	20	16	15					0
J	opcode					add	ress				
	31 2	5 25									0
_		_				_				_	

### ARITHMETIC CORE INSTRUCTION SET

ARTITIONE TIO COR			011011 021	OI GODE
				/FMT/FT
		OR-		/ FUNCT
NAME, MNEMON	NIC I	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FΙ	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bc1f	FΙ	if(! FPcond)PC=PC+4+BranchAddr (4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	$Lo=R[rs]/R[rt]; Hi=R[rs]\%R[rt] \qquad (6)$	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add	add.d	ED	${F[fd],F[fd+l]} = {F[fs],F[fs+l]} +$	11/11//0
Double	auu.u		${F[ft],F[ft+l]}$	
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10// <i>y</i>
FP Compare	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+1]\} op$	11/11//v
Double			$\{F[ft],F[ft+l]\})?1:0$	11/11/ //
	le) (o	p is:	==, <, or <=) (y is 32, 3c, or 3e)	44/40/ /0
U	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+l]} = {F[fs],F[fs+l]}/$	11/11//3
Double	_	ED	{F[ft],F[ft+l]}	11/10/ /2
i i iiidiiipi, oiiigie	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+l]} = {F[fs],F[fs+l]} *$	11/11//2
Double		ED	{F[ft],F[ft+l]}	11/10//1
	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+l]} = {F[fs],F[fs+l]} -$	11/11//1
Double		т	$\{F[ft],F[ft+l]\}$ $F[gt] = M[D[gg] + Gign Fut Inversel (2)$	31//
	lwc1	Ι	F[rt] = M[R[rs] + SignExtImm]  (2)	31//
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+l]=M[R[rs]+SignExtImm+4]	35//
	mfhi	R	R[rd] = Hi	0///10
	mflo	R	R[rd] = III R[rd] = Lo	0///12
Move From Control		R		10/0//0
	mult	R	R[rd] = CR[rs]	0///18
		R	$ {Hi,Lo} = R[rs] * R[rt]  {Hi,Lo} = R[rs] * R[rt]  $ (6)	
	multu	R	())[] ()	0///3
Shift Right Arith.	sra		R[rd] = R[rt] >> shamt $M[R[red] + Sign Fret Instead - F[ret] (2)$	
Store FP Single Store FP	swc1	Ι	M[R[rs]+SignExtImm] = F[rt]  (2)	3311
	sdcl	Ι	M[R[rs]+SignExtImm] = F[rt]; (2)	3d//
Double			M[R[rs]+SignExtImm+4] = F[rt+1]	

OPCODE

#### **FLOATING-POINT INSTRUCTION FORMATS**

FR	opcode	fmt	ft	fs	fd	funct
	31 2	6 25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	
	31 2	6 25 21	20 16	15		0

#### **PSEUDOINSTRUCTION SET**

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

#### REGISTER NAME, NUMBER, USE, CALL CONVENTION

SIEK NA	INIE, NUIVI	BER, USE, CALL CUNVER	IIION
NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$kl	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

© 2021 by Elsevier Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 6th ed.





OPCOD	ES. BAS	E CONVER	SION. A	SCII	SYMB	OLS		3	
		(2) MIPS	01011,71	Doci	Hexa-	ASCII	Deci-	Hexa-	ASCI
opcode	funct	funct	Binary		deci-	Char-			Char
(31:26)	(5:0)	(5:0)	·	mal	mal	acter	mal	mal	acte
(1)	sll	add.f	00 0000	0	0	NUL	64	40	@
		sub.f	00 0001	1	1	SOH	65	41	A
j	srl	mul.f	00 0010		2	STX	66	42	В
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
bne		abs.f	00 0101		5	ENQ	69	45	E
blez	srlv	mov.f	00 0110		6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	Н
addiu	jalr		00 1001	9	9	HT	73	49	I
siti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100		С	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110		e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010		12	DC2	82	52	R
	mtlo	movn.f	01 0011		13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	Т
			01 0101		15	NAK	85	55	Ù
			01 0110		16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	la	SUB	90	5a	Z
	divu		01 1011	27	lb	ESC	91	5b	[
			01 1100	28	lc	FS	92	5c	\
			01 1101		1d	GS	93	5d	j
			01 1110		le	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
1b	add	cvt.s.f	10 0000	32	20	Space	96	60	-
1h	addu	cvt.d.f	10 0001	33	21	!	97	61	a
lwl	sub		10 0010		22	ii .	98	62	b
lw	subu		100011	35	23	#	99	63	С
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or	,	10 0101	37	25	%	101	65	e
lwr	xor		10 0110		26	&	102	66	f
	nor		10 0111	39	27	,	103	67	g
sb			10 1000	40	28	(	104	68	h
sh			10 1001		29	)	105	69	i
swl	slt		10 1010	42	2a	*	106	6a	i
sw	sltu		10 1011		2b	+	107	6b	k
			10 1100		2c	,	108	6c	1
			10 1101		2d	-	109	6d	m
swr			10 1110		2e	•	110	6e	n
cache			10 1111	47	<u>2f</u>		111	<u>6f</u>	0
11	tge	c.f.f	11 0000		30	0	112	70	P
lwcl	tgeu tlt	c.un.f	11 0001		31	1	113	71	q
lwc2 pref	tltu	c.eq.f	11 0010		32	2	114	72	r
PIGI		c.ueq.f	11 0011		33	3	115	73	S
	teq	c.olt.f	11 0100		34	4	116	74	t
idcl		c.ult.f	11 0101		35	5	117	75	u
ldc2	tne	c.ole.f	11 0110		36	6	118	76	v
		c.ule.f	11 0111		37	7	119	77	W
sc		c.sf.f	11 1000		38	8	120	78	X
swc1		c.ngle.f	11 1001		39	9	121	79	y
swc2		c.seqf	11 1010		3a	:	122	7a	Z
		c.ngl.f	11 1011	59	3b	;	123	7b	{
		c.lt.f	11 1100	60	3c	<	124	7c	Ť
sdcl		c.nge.f	11 1100		3d	=	125	7d	}
sdc2		c.le.f	11 1110		3e	>	126	7e	~
		c.ngt.f	11 1111		3 <i>f</i>	?	127	7f	DEL
					- 7	<u> </u>	1		


(1) opcode) 31:26) == 0

 $(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent - Bias})}$ where Single Precision Bias = 127, Double Precision Bias = 1023

# IEEE Single Precision and Double Precision Formats:

IEEE	4) 754 Sym	bols
Exponent	Fraction	Object
0	0	± 0
0	<b>≠</b> 0	± Denorm
1 to MAX - 1	anything	± F1. Pt. Num
MAX	0	± ∞
MAX	<b>≠</b> 0	NaN
SP MAX=1	255 DP N	JAX = 2047

S	Exponent	Fraction	
31	30 23	2	0
S	Exponent	Fraction	
63	62	52 51	0



#### DATA ALIGNMENT

Double Word								
	Word					Wo	ord	
	Half	word	Half	word	Halfword Halfwor		word	
	Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte

Value of three least significant bits of byte address (Big Endian)

# EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS


 HOW COMMITTEE	AIG I EIGG. OA	OOL AIT	017	1100		
В	Interrupt		Ex	ception		
D	Mask			Code		
31	15	8	6		2	
	Pending			U	Е	I
	Interrupt			M	L	Е
	15	0		4	1	

BD = Branch Delay, UM = User Mode, EL = Exception Level,  $\stackrel{4}{\text{E}}$  = Interrupt Enable **EXCEPTION CODES** 

Number	Name	Cause of Exception	Numbe	r Name	Cause of Exception				
0	Int	Interrupt (hardware)	9	Вр	Breakpoint Exception				
4		Address Error Exception (load or instruction fetch)		RI	Reserved Instruction Exception				
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented				
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception				
7	DBE	Bus Error on Load or Store	13	Tr	Trap				
8	Sys	Syscall Exception	15	FPE	Floating Point Exception				

## SIZE PREFIXES

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
1000¹	Kilo-	K	210	Kibi-	Ki	1000°	Exa-	E	250	Exbi-	Ei
1000²	Mega-	M	220	Mebi-	Mi	1000 <sup>7</sup>	Zetta-	z	270	Zebi-	Zi
10003	Giga-	G	230	Gibi-	Gi	1000s	Yotta-	Y	250	Yobi-	Yi
1000 <sup>4</sup>	Tera-	T	240	Tebi-	Ti	1000°	Ronna-	R	290	Robi-	Ri
1000 <sup>5</sup>	Peta-	P	250	Pebi-	Pi	100010	Quecca-	Q	2100	Quebi-	Qi





<sup>(2)</sup> opcode(31:26) ==  $17_{ten}$  ( $11_{bex}$ ); if fmt(25:21)== $16_{ten}$  ( $10_{bex}$ ) f = s (single); if fmt(25:21)== $17_{ten}$  ( $11_{bex}$ ) f = d (double)

IEEE 754 FLOATING-POINT STANDARD