

处理器设计

5. 集成控制逻辑

主讲人: 邓倩妮
上海交通大学

大部分内容来自于：

Computer Organization and Design, 4th Edition, Patterson & Hennessy,



上海交通大学
SHANGHAI JIAO TONG UNIVERSITY



设计处理器的五个步骤

1. 分析指令系统，得出对数据通路的需求

➤ The meaning of each instruction is given by **the register transfers**

➤ 例如：ADDU指令的数据通路需求： $R[rd] \leftarrow R[rs] + R[rt]$;

2. 选择数据通路上合适的组件

➤ 例如：加法器？算术逻辑运算单元？寄存器堆？

3. 连接组件构成数据通路


4. 分析每一条指令的实现，以确定控制信号，

➤ 不同的控制信号影响寄存器之间的数据传送

5. **集成控制信号，完成控制逻辑**



Step 5: Assemble Control logic





回顾：控制信号总结

inst Register Transfer

ADD	$R[rd] \leftarrow R[rs] + R[rt];$	$PC \leftarrow PC + 4$
	$ALUsrc = \text{RegB}, ALUctr = \text{"add"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$	
SUB	$R[rd] \leftarrow R[rs] - R[rt];$	$PC \leftarrow PC + 4$
	$ALUsrc = \text{RegB}, ALUctr = \text{"sub"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$	
ORi	$R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16});$	$PC \leftarrow PC + 4$
	$ALUsrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"or"}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$	
LOAD	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$	$PC \leftarrow PC + 4$
	$ALUsrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"},$ $\text{MemtoReg}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$	
STORE	$\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$	$PC \leftarrow PC + 4$
	$ALUsrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"}, \text{MemWr}, nPC_sel = \text{"+4"}$	
BEQ	$\text{if } (R[rs] == R[rt]) \text{ then } PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) \parallel 00 \text{ else } PC \leftarrow PC + 4$	
	$nPC_sel = \text{"Br"}, ALUctr = \text{"sub"}$	




控制信号总结

<div><div></div><div>func</div><div></div><div>op</div></div>	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
Branch	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtr	Or	Add	Add	Subtr	xxx



两层次译码: Main Control and ALU Control

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUctr	Add/Subtr	Or	Add	Add	Subtr	xxx




ALUctr 由ALUOp 和 func,
其他控制信号由 op决定。

How many bits will N need? 3, why?

R、I-ori、I-lw/sw、I-beq、J




指令中“func”域的译码



对 ALUop 编码

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtr	xxx
ALUop<2:0>	1 xx	0 10	0 00	0 00	0x1	xxx

R-型：1xx，使用1位表示R型指令




func<5:0>	Instruction Operation	ALUctr<2:0>	ALU Operation
10 0000	add	000	Add
10 0010	subtract	001	Subtract
10 0100	and	100	And
10 0101	or	101	Or
10 1010	set-on-less-than	010	Subtract

ALUop 只用两位 2 bits 可以吗？

Yes! 既然 jump 是 X，那么使用2 bits足够了：

R:11, I-ori:10, I-beq:01, I-lw/sw:00, J-xx



ALUctr 的真值表

R-type Instructions
determined by funct

Non-R-type Instructions
determined by ALUop

ALUop (Symbolic)	R-type	ori	lw	sw	beq
ALUop<2:0>	1 00	0 10	0 00	0 00	0 x1

funct<3:0>	Instruction Op.
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop			funct				ALU Operation	ALUctr		
bit2	bit1	bit0	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	0	0
0	x	1	x	x	x	x	Subtract	0	0	1
0	1	0	x	x	x	x	Or	1	1	0
1	x	x	0	0	0	0	Add	0	0	0
1	x	x	0	0	1	0	Subtract	0	0	1
1	x	x	0	1	0	0	And	0	1	0
1	x	x	0	1	0	1	Or	1	1	0
1	x	x	1	0	1	0	Subtract	0	0	1



ALUctr<0> 的逻辑表达式

- $ALUctr<0> = !ALUop<2> \& ALUop<0> +$
 $ALUop<2> \& !func<2> \& func<1> \& !func<0>$

ALUctr[0]=1 所在的行

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

This makes func<3> a don't care



ALUctr<1> 的逻辑表达式

ALUctr[1]=1 所在的行

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	0	x	x	x	x	1
1	x	x	0	1	0	0	1
1	x	x	0	1	0	1	1

- $$\text{ALUctr}\langle 1 \rangle = \neg \text{ALUop}\langle 2 \rangle \ \& \ \text{ALUop}\langle 1 \rangle \ \& \ \neg \text{ALUop}\langle 0 \rangle +$$
$$\text{ALUop}\langle 2 \rangle \ \& \ \neg \text{func}\langle 3 \rangle \ \& \ \text{func}\langle 2 \rangle \ \& \ \neg \text{func}\langle 1 \rangle$$



ALUctr<2> 的逻辑表达式


ALUctr[2]=1 所在的行

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	0	x	x	x	x	1
1	x	x	0	1	0	1	1

- $ALUctr<2> = !ALUop<2> \& ALUop<1> \& !ALUop<0>$
+ $ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0>$




ALU Control 控制信号汇总



- $ALUctr<0> = !ALUOp<2> \& ALUOp<0> + ALUOp<2> \& !func<2> \& func<1> \& !func<0>$
- $ALUctr<1> = !ALUOp<2> \& ALUOp<1> \& !ALUOp<0> + ALUOp<2> \& !func<3> \& func<2> \& !func<1>$
- $ALUctr<2> = !ALUOp<2> \& ALUOp<1> \& !ALUOp<0> + ALUOp<2> \& !func<3> \& func<2> \& !func<1> \& func<0>$


Main Control 的真值表






RegWrite 信号的真值表

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0




- RegWrite = R-type + ori + lw
= !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)
+ !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)
+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)

其他控制信号真值表



完整的数据通路





小结：设计处理器的五个步骤

1. 分析指令系统，得出对数据通路的需求

➤ The meaning of each instruction is given by the register transfers

➤ 例如：ADDU指令的数据通路需求： $R[rd] \leftarrow R[rs] + R[rt];$

2. 选择数据通路上合适的组件

➤ 例如：加法器？算术逻辑运算单元？寄存器堆？

3. 连接组件构成数据通路

4. 分析每一条指令的实现，以确定控制信号，

➤ 不同的控制信号影响寄存器之间的数据传送

5. 集成控制信号，完成控制逻辑



谢谢！

