



Computer Systems FIFTH EDITION

Control signals

- Originate from the control section on the right (not shown in Figure 12.2)
- Two kinds of control signals
 - Clock signals end in "Ck" to load data into registers with a clock pulse
 - Signals that do not end in "Ck" set up the data flow before each clock pulse arrives





The status bits NZVC • Each status bit is a one-bit D flip-flop • Each status bit is available to the control section • The status bits can be sent as the low-order nybble to the left input of CMux and from there to the register bank

Computer Systems FIFTH EDITION


The shadow carry bit S


- Invisible at level ISA3
- Visible at level Mc2
- Used for internal arithmetic operations that should not affect the C bit
- Example: PC ← PC + 1
- Selected by CSMux = 1


Computer Systems FIFTH EDITION

Setting the status bits

- C can be set directly from ALU Cout, and can be the Cin input to the ALU
- V and N can be set directly from ALU
- Z can be set in one of two ways
 - ► If AndZ control signal is 0, Z is set directly from ALU Zout
 - ► If AndZ control signal is 1, Z is set as the AND of ALU Zout and Z







Computer Systems

Von Neumann cycle

The cycle at level LG1

The instruction could be unary or nonunary

If nonunary, the instruction specifier must be fetched one byte at a time because the Pep/8 data bus is eight bits wide

```
do {

Fetch the instruction specifier at address in PC
PC ← PC + 1
Decode the instruction specifier
if (the instruction is not unary) {

Fetch the high-order byte of the operand specifier at address in PC
PC ← PC + 1


Fetch the low-order byte of the operand specifier at address in PC
PC ← PC + 1


}
Execute the instruction fetched
}
while ((the stop instruction does not execute) &&


(the instruction is legal))
```

Control sequences Each line is a clock cycle Comma is the parallel separator Semicolon is the sequential separator Control signals before the semicolon are combinational signals set for the duration of the cycle Control signals after the the semicolon are clock pulses at the end of the cycle

Computer Systems Control signals for the von Neumann cycle To fetch from memory Put the address in the MAR (MARA and MARB) Assert MemRead for three consecutive cycles At the end of the third cycle, clock the data from the bus into the MDR







Computer Systems FIFTH EDITION

Combining cycles

- Cycle 1 puts copy of PC in MAR
- During cycles 2 and 3, can increment PC without disturbing MAR
- Combine cycle 6 with cycle 2
- Combine cycle 7 with cycle 3
- Saved 2 cycles out of original 7
- Savings in time, 2/7 = 29%

// Fetch the instruction specifier and increment PC by 1
UnitPre: IR=Ox000000, PC=0x00FF, Mem[0x00FF]=0xAB, S=0
UnitPost: IR=0xAB0000, PC=0x0100

// MAR <- PC.

1. A=6, B=7; MARCk


// Petch instruction specifier, PC <- PC + 1.

2. MemRead, A=7, B=23, MAux=1, ALU=1, CMux=1, C=7; SCk, LoadCk


3. MemRead, A=6, B=22, AMux=1, SMux=1, ALU=2, CMux=1, C=6; LoadCk

// IR <- instruction specifier.

5. AMux=0, ALU=0, CMux=1, C=8; LoadCk



Store byte • Assume operand specifier has been fetched and contains the address of the operand • To write byte to memory • Put the address in the MAR and the data to to be written in the MDR • Assert MemWrite for three consecutive cycle byte Oprnd ← r⟨8..15⟩



```
// STBA there,d
// RTL: byteOprnd <- A<8..15>
// Direct addressing: Oprnd = Mem[OprndSpec]
UnitPre: IR=0xF1000F, A=0x00AB
UnitPost: Mem[0x000F]=0xAB

// MAR <- OprndSpec.
1. A=9, B=10; MARCk
// Initiate write, MBR <- A<low>.
2. MemWrite, A=1, AMux=1, ALU=0, CMux=1, MDRMux=1; MDRCk
3. MemWrite
4. MemWrite
```

Computer Systems

FIFTH EDITION

Memory read protocol

- Address in MAR before first MemRead cycle
- Data in MDR on or before third MemRead cycle
- Cannot change MAR on third MemRead cycle

Computer Systems FIFTH EDITION


Memory write protocol

- Address in MAR before first MemWrite cycle
- Data in MDR on or before second MemWrite cycle
- Can put next data in MDR on third MemWrite cycle
- Cannot change MAR on third MemWrite cycle

Computer Systems FIFTH EDITION

Store word

- Assume operand specifier has been fetched and contains the address of the operand
- To write word to memory
 - ► Write first byte to memory
 - ► Increment OprndSpec by 1
 - Write second byte to memory $Oprnd \leftarrow r$




```
// STWA there,d
// RTL: Oprnd <- A
// RTL: Oprnd <- A
// Direct addressing: Oprnd = Mem[OprndSpec]
UnitPre: IR=0xE100FF, A=0xABCD, S=0
UnitPre: IR=0xE100FF, A=0xABCD, S=0
UnitPre: IR=0xE101FE, A=0xABCD
// UnitPre: IR=0xE101FE, A=0xABCD
// UnitPre: IR=0xE101FE, A=0xABCD
// MAR <- OprndSpec.
1. A=9, B=10; MARCk
// Initiate write, MDR <- A<high>.
2. MemWrite, A=0, AMux=1, ALU=0, CMux=1, MDRMux=1; MDRCk
// Continue write, T2 <- OprndSpec + 1.
3. MemWrite, A=10, B=23, AMux=1, CMux=1, C=13; SCk, LoadCk
4. MemWrite, A=9, B=22, AMux=1, CSMux=1, ALU=2, CMux=1, C=12; LoadCk
// MAR <- T2.
5. A=12, B=13; MARCk
// Initiate write, MDR <- A<low>.
6. MemWrite, A=1, AMux=1, ALU=0, CMux=1, MDRMux=1; MDRCk
7. MemWrite, A=1, AMux=1, ALU=0, CMux=1, MDRMux=1; MDRCk
7. MemWrite
8. MemWrite
```


```
Add accumulator


• Assume immediate addressing
• The number to be added is in the operand specifier

r ← r + Oprnd; N ← r < 0, Z ← r = 0,
V ← {overflow}, C ← {carry}
```



```
// ADDA this,i
// RTD: A <- A + Oprnd; N <- A<0, Z <- A=0, V <- (overflow), C <- (carry)
// Immediate addressing: Oprnd = OprndSpec
UnitPre: IR=0x700FF0, A=0x0F11, N=1, Z=1, V=1, C=1, S=0
UnitPre: IR=0x707FF0, A=0x0F11, N=0, Z=1, V=0, C=1, S=0
// UnitPre: IR=0x707FF0, A=0x0F11, N=0, Z=1, V=0, C=1, S=0
// UnitPre: IR=0x707FF0, A=0xFFAB, N=0, Z=1, V=1, C=0, S=1
// UnitPre: IR=0x70FF00, A=0xFFAB, N=0, Z=1, V=1, C=0, S=1
// UnitPre: IR=0x70FF00, A=0x0F10, N=1, Z=0, V=1, C=0, S=1
// UnitPre: IR=0x70FF00, A=0x0100, N=1, Z=0, V=1, C=0, S=1
// UnitPre: IR=0x70FF00, A=0x0100, N=1, Z=0, V=1, C=0, S=1
// UnitPre: IR=0x70FF00, A=0x0100, N=1, Z=0, V=1, C=0, S=1
// UnitPre: A=0x0000, N=0, Z=1, V=0, C=1
// A<1ow> <- A<1ow> + Oprnd<1ow>, Save shadow carry.
1. A=1, B=10, Abux=1, ALD=1, AndZ=0, CMux=1, C=1; ZCk, SCk, LoadCk
// AChigh> <- AChigh> Plus Oprnd<1ow>, Save shadow carry.
2. A=0, B=9, Abux=1, CSMux=1, ALD=2, AndZ=1, CMux=1, C=0;
NCk, ZCk, VCk, CCk, LoadCk
```





```
// Figure 12.12

// Figure 12.12

// LDWX this,n
// BTL: X < Oprnd; N <- X<0, Z <- X=0

// Indirect addressing: Oprnd = Mem[Mem[OprndSpec]]

UnitPre: IR=0xCA0012, Mem[0x0012]=0x26D1, Mem[0x26D1]=0x53AC

UnitPre: N=1, Z=1, V=0, C=1, S=1

UnitPre: IR=0xCA0012, X=0xEEEE, Mem[0x0012]=0x00FF, Mem[0x00FF]=0x0000

// UnitPre: IR=0xCA0012, X=0xEEEE, Mem[0x0012]=0x00FF, Mem[0x00FF]=0x0000


// UnitPre: N=1, Z=0, V=1, C=0, S=1


// UnitPre: X=0x0000, N=0, Z=1, V=1, C=0

// T3Chigh> <- Mem[OprndSpec], T2 <- OprndSpec + 1.

1. A=9, B=10; MARCk
2. MemRead, A=10, B=23, AMux=1, ALU=1, CMux=1, C=13; SCk, LoadCk
3. MemRead, A=9, B=22, AMux=1, CSMux=1, ALU=2, CMux=1, C=12; LoadCk
4. MemRead, MDRMux=0, MDRCk
5. A=12, B=13, AMux=0, ALU=0, CMux=1, C=14; MARCk, LoadCk
```










// ASRA
// RTL: C <- A<15>, A<1..15> <- A<0..14>; N <- A<0, Z <- A=0
UnitPre: IR=0x0C0000, A=0xFF01, N=1, Z=1, V=1, C=0, S=0
UnitPost: A=0xFF00, N=1, Z=0, V=1, C=1
// UnitPre: IR=0x0C0000, A=0xF200, N=1, Z=1, V=0, C=0, S=1
// UnitPre: IR=0x0C0000, A=0xF200, N=1, Z=1, V=0, C=0, S=1
// UnitPres: IR=0x0C00000, A=0xP0001, N=1, Z=1, V=0, C=0, S=1
// UnitPres: IR=0x0C00000, A=0xP0001, N=1, Z=1, V=0, C=0, S=1
// UnitPres: A=0x0C0000, N=0, Z=0, V=0, C=1
// UnitPost: A=0x00000, N=0, Z=1, V=0, C=1
// Arithmetic shift right of high-order byte.
1. A=0, AMux=1, ALU=13, AndZ=0, CMux=1, C=0; NCk, ZCk, SCk, LoadCk
// Rotate right of low-order byte.
2. A=1, AMux=1, CSMux=1, ALU=14, AndZ=1, CMux=1, C=1; ZCk, CCk, LoadCk

The Pep/9 control section







Increasing performance Increase data bus width Insert a cache between CPU and memory Increase hardware parallelism with pipelining