

Digital Electronics

Previous Year Questions • 1987–2026

GATE ELECTRONICS AND COMMUNICATION ENGINEERING

(EC)

Himanshu Agarwal & Anish Saha

PrepFusion™

Where Concept Meets Clarity!

Preface

Welcome to PrepFusion™!

This book is a complete compilation of the questions GATE has actually asked in Digital Electronics (EC), gathered from the original papers and arranged unit by unit and year by year. Nothing is paraphrased or reconstructed: every question appears as it was set, tagged with its year, session and marks.

Each question carries an identifier that maps one-to-one onto its worked solution in the companion solutions volume, so you can move between practice and explanation without a lookup table. Answer keys close every section, and answers revised by the examining authority (MTA) are marked where they occur.

Used end to end, the book shows you what the paper rewards — which topics repeat, how the framing has shifted over the years, and where your preparation still has gaps.

Meet your Authors

Himanshu Agarwal

- AIR 27 — GATE (ECE)
- AIR 45 — GATE (IN)
- 5+ years of teaching experience



Anish Saha

- AIR 19 — GATE (IN)
- AIR 66 — GATE (EE)
- 3+ years in teaching & the VLSI industry



> *"We built this book the way every aspirant deserves one to be built — organized strictly by unit and by year, so that every hour of practice maps directly onto how GATE actually tests you."*
>
> — Himanshu Agarwal & Anish Saha

How to Read the Question Numbers

Every question in this book carries a three-part identifier instead of a plain serial number:

Q3.24.7

3	Unit (chapter) number — Unit III of this book
24	GATE exam year — 2024 (two digits; 98 = 1998)
7	Question number within that unit and year

So **Q3.24.7** is the 7th question that GATE 2024 contributed to Unit III. Numbers are therefore not sequential through the book — they tell you the unit and the exam year at a glance. The same identifier is used in the questions book, the solutions book and the answer keys, so you can jump between them without a lookup table. In the PDF bookmarks panel, expand a unit to see every question ID and click one to go straight to it.

What the Bubbles Mean

Every question ends with three empty circles for you to shade in yourself:





Easy



Medium



Hard

The companion solutions volume marks the same question with *our* recommended difficulty, using the identical bubbles. If you think a rating should be different, tell us directly — report it under the **Study Hub** section at **pyq.prepfusion.in**.

How to Read the Unit Snapshot

Every unit opens with a **Unit Snapshot** box summarizing that unit's real question data:

Questions	the real total for this unit.
MCQ, MSQ, NAT	that same total, split by question type.
1M, 2M	how many of those questions carry 1 or 2 marks.
Descriptive	questions worth more than 2 marks, or whose marks value isn't recorded.
Avg Weightage	the average marks this unit has contributed per real GATE sitting, not a raw year-by-year total — a year GATE ran multiple real sessions (a genuine forenoon/afternoon split, not the same paper's Set A/B/C/D booklet variants) is divided across those sessions first, so a heavily multi-session year cannot silently outweigh a single-session one. The ~ marks it as a rounded figure, not an exact one.
Range	the lowest and highest that same per-sitting value has been, with the year each occurred.

Avg Weightage and Range are computed from **2010 onward** only: GATE dropped from a 150-mark to a 100-mark paper in 2009, but that year itself was a one-off transition (60 questions, not the 65-question format that became standard from 2010 on) — so 2010 is the first year fully comparable to modern papers, and marks-based figures from earlier years are left out of these two figures specifically (every other count on this page still includes every year). They also depend on knowing which GATE years ran more than one real sitting for a given branch — our own research into this is thorough for some branches and still a work in progress for others. Treat both figures as a **beta**, best-effort estimate: directionally useful, not exact.

MSQ questions specifically weren't introduced until 2021 — an older-year-heavy unit showing **MSQ: 0** reflects that real exam history, not a data gap.

Worked example

Unit Snapshot*

Stream: EC	**Questions:** 45	**MCQ:** 30	**MSQ:** 3	**NAT:** 12
1M: 20	**2M:** 22	**Descriptive:** 3	**Avg Weightage** ~4M	**Range:** 2M(2015)–6M(2021)

45 real questions total; on average this unit has been worth about 4 marks per real GATE sitting since 2010, ranging from as low as 2 (in 2015) to as high as 6 (in 2021).

A quick way to use this: a high **Avg Weightage** points to a consistently high-yield topic worth prioritizing; a wide **Range** usually means the topic's importance has shifted over the years, so it's worth checking *which* years drove that before deciding how much weight to give it today.

Important Links & Resources

Visit our Website

prepfusion.in

Solutions, practice & report

pyq.prepfusion.in

Subscribe: English Channel

youtube.com/@PrepFusion_GATE

Subscribe: Hindi Channel

youtube.com/@prepfusion-hindi

Join our Telegram group

t.me/All_About_Learning

Follow us on LinkedIn

linkedin.com/company/prepfusionee

Subscribe: Himanshu Agarwal

youtube.com/@HimanshuAgarwal_

Subscribe: Anish Saha

youtube.com/@AnishSaha_

Scan any code with your phone camera, or tap the link beneath it. **pyq.prepfusion.in** is also where you can read this book's worked solutions online — and in its **Study Hub** section, report an error in any question or request a video solution for it.

Contributors

This book exists because of the people below, who built, reviewed and typeset its content.

Design & Layout Architect — Nawras Ahamed.

Technical Reviewers — Ayush Prakash Singh, Abhishek Bhattacharjee, Shujaut Yaseen, Yuva Kishore Gottapu, Manepalli Pavan Vignesh Kumar, Palak Agarwal, Devmalya Ghatak, Kasi Viswanath A, Suresh Ravanam, Aabhas Anuraag Suman and Piyush Raj.

Content Developers — A S Srimithra, Chinthada Lakshmi Prasad, Gantasala Ravi Teja, Guduru Vinayak Varma, Harshaditya Punera, Katikala Sarath, Pranitha Musunuru, Safdar Nazim, Sai Mahalakshmi Janjanam, Shaila Daniels, Sharvari Patwardhan, Sumedha Ghosh, Vinay K Gowda, Aayushi Ghosh, Chevuri Siva Naga Sai Abhi Chandar, Govind Sharma, Kasina Sai Surya Vamsi, Machanpally Karthik Kumar, Seeku Vamsi Krishna and Suprio Dutta.

Contents

Sl.	Topic	Pages
1	Logic Gates and Boolean Algebra	1
2	Representation of Boolean Expressions and K-Maps	8
3	Number Systems	13
4	Combinational Circuits	16
5	Sequential Circuits	28
6	ADC & DAC	48
7	Logic Families and Semiconductor Memories	55
8	Computer Organization and Architecture	65

PrepFusion

UNIT

I

Logic Gates and Boolean Algebra

Topics

1. Introduction to Digital Systems
2. Basic Gates and Concept of Multivibrators Using NOT Gate
3. Universal and Arithmetic Gates
4. Implementing Boolean Expressions Using Universal Logic Gates
5. Timing Diagrams
6. Boolean Algebra, Venn Diagrams, and the Concept of Dual

PrepFusion

Unit Snapshot*

Stream: EC	**Questions:** 37	**MCQ:** 31	**MSQ:** 4	**NAT:** 2
1M: 22	**2M:** 15	**Descriptive:** 0	**Avg Weightage** ~2M	**Range:** 1M(2016)–3M(2022)

**See preface for how Avg Weightage and Range are calculated.*

Q1.22.1 MSQ 2022 2M

Consider a Boolean gate (D) where the output Y is related to the inputs A and B as, $Y = A + \overline{B}$, where + denotes logical OR operation. The Boolean inputs '0' and '1' are also available separately. Using instances of only D gates and inputs '0' and '1',

_____(select the correct option(s)).

- **A.** NAND logic can be implemented
- **B.** OR logic cannot be implemented
- **C.** NOR logic can be implemented
- **D.** AND logic cannot be implemented

Q1.22.2 MSQ 2022 1M

Select the Boolean function(s) equivalent to $x + yz$, where x, y, and z are Boolean variables, and + denotes logical OR operation.

- **A.** $x + z + xy$
- **B.** $(x + y)(x + z)$
- **C.** $x + xy + yz$
- **D.** $x + xz + xy$

Q1.18.1 NAT 2018 2M

The logic gates shown in the digital circuit below use strong pull-down nMOS transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the output logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes are intentionally shorted to implement "wired logic". Such shorted nodes will be HIGH only if the outputs of all the gates whose outputs are shorted are HIGH.




Fig. Q1.18.1

The number of distinct values of $X_3X_2X_1X_0$ (out of the 16 possible values) that give $Y = 1$ is

_____.

Q1.16.1 MCQ 2016 1M

The output of the combinational circuit given below is




Fig. Q1.16.1

A. $A + B + C$ **B.** $A(B + C)$
C. $B(C + A)$ **D.** $C(A + B)$

Q1.16.2 MCQ 2016 1M

The minimum number of 2-input NAND gates required to implement a 2-input XOR gate is

A. 4 **B.** 5 **C.** 6 **D.** 7

Q1.15.1 NAT 2015 2M

All the logic gates shown in the figure have a propagation delay of 20 ns. Let A = C = 0 and B = 1 until time t = 0. At t = 0, all the inputs flip (i.e., A = C = 1 and B = 0) and remain in that state. For t > 0, output Z = 1 for a duration (in ns) of

_____.




Fig. Q1.15.1

Q1.15.2 MCQ 2015 2M

A 3-input majority gate is defined by the logic function $M(a, b, c) = ab + bc + ca$. Which one of the following gates is represented by the function $M(\overline{M(a, b, c)}, M(a, b, \overline{c}), c)$?

A. 3-input NAND gate **B.** 3-input XOR gate
C. 3-input NOR gate **D.** 3-input XNOR gate

Q1.15.3 MCQ 2015 2M

A universal logic gate can implement any Boolean function by connecting sufficient number of them appropriately. Three gates are shown.




Fig. Q1.15.3




Fig. Q1.15.3

Which one of the following statements is TRUE?

A. Gate 1 is a universal gate.

B. Gate 2 is a universal gate.

C. Gate 3 is a universal gate.

D. None of the gates shown is a universal gate.

Q1.15.4 MCQ 2015 1M

In the figure shown, the output Y is required to be $Y = AB + \overline{C}\,\overline{D}$. The gates G1 and G2 must be, respectively,




Fig. Q1.15.4

A. NOR, OR
B. OR, NAND
C. NAND, OR
D. AND, NAND

Q1.14.1 MCQ 2014 2M

The output F in the digital logic circuit shown in the figure is




Fig. Q1.14.1

A. $F = \overline{X}YZ + X\overline{Y}Z$
B. $F = \overline{X}Y\overline{Z} + X\overline{Y}\,\overline{Z}$
C. $F = \overline{X}\,\overline{Y}Z + XYZ$
D. $F = \overline{X}\,\overline{Y}\,\overline{Z} + XYZ$

Q1.14.2 MCQ 2014 1M

The Boolean expression $(X + Y)(X + \overline{Y}) + \overline{(X\overline{Y})} + \overline{X}$ simplifies to

A. X **B.** Y **C.** XY **D.** X+Y

Q1.14.3 MCQ 2014 1M

In the circuit shown in the figure, if $C = 0$, the expression for Y is




Fig. Q1.14.3

A. $Y = A\overline{B} + \overline{A}B$
B. $Y = A + B$
C. $Y = \overline{A} + \overline{B}$
D. $Y = AB$

Q1.13.1 MCQ 2013 1M

A bulb in a staircase has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of the switches irrespective of the state of the other switch. The logic of switching of the bulb resembles

A. an AND gate
B. an OR gate
C. an XOR gate
D. a NAND gate

Q1.11.1 MCQ 2011 1M

The output Y in the circuit below is always "1" when




Fig. Q1.11.1

A. two or more of the inputs P, Q, R are "0"
B. two or more of the inputs P, Q, R are "1"
C. any odd number of the inputs P, Q, R is "0"
D. any odd number of the inputs P, Q, R is "1"

Q1.10.1 MCQ 2010 1M

Match the logic gates in **Column A** with their equivalents in **Column B**.




Fig. Q1.10.1

A. P-2, Q-4, R-1, S-3
B. P-4, Q-2, R-1, S-3
C. P-2, Q-4, R-3, S-1
D. P-4, Q-2, R-3, S-1

Q1.09.1 MCQ 2009 2M

If $X = 1$ in the logic equation
$\left[X + Z\left\{\overline{Y} + \left(\overline{Z} + X\overline{Y}\right)\right\}\right]\left\{\overline{X} + \overline{Z}\,(X + Y)\right\} = 1$, then

A. $Y = Z$
B. $Y = \overline{Z}$
C. $Z = 1$
D. $Z = 0$

Q1.08.1 MCQ 2008 2M

Which of the following Boolean Expressions correctly represents the relation between P, Q, R and M_1?




Fig. Q1.08.1

A. M_1 = (P OR Q) XOR R
B. M_1 = (P AND Q) XOR R
C. M_1 = (P NOR Q) XOR R
D. M_1 = (P XOR Q) XOR R

Q1.07.1 MCQ 2007 1M

The Boolean function $Y = AB + CD$ is to be realized using only 2-input NAND gates. The minimum number of gates required is

A. 2
B. 3
C. 4
D. 5

Q1.06.1 MCQ 2006 2M

The point P in the following figure is stuck-at-1. The output f will be




Fig. Q1.06.1

A. $\overline{AB\overline{C}}$
B. $\overline{A}$
C. $AB\overline{C}$
D. A

Q1.03.1 MCQ 2003 1M

The number of distinct Boolean expression of 4 variables is

A. 16
B. 256
C. 1024
D. 65536

Q1.02.1 MCQ 2002 2M

The gates G_1 and G_2 in Figure have propagation delays of 10 nsec and 20 nsec respectively. If the input V_i makes an abrupt change from logic 0 to 1 at time $t = t_0$ then the output waveform V_0 is








Fig. Q1.02.1

(In the figure, the lower XOR input is connected directly to V_i; the upper XOR input is the output of the tied-input NOR gate G_1, i.e. $\overline{V_i}$ delayed by 10 nsec.)

A.


B.


C.


D.


Q1.02.2 MCQ 2002 1M

If the input to the digital circuit in the Figure consisting of a cascade of 20 XOR-gates is X, then the output Y is equal to




Fig. Q1.02.2

A. 0 **B.** 1 **C.** $\overline{X}$ **D.** X

Q1.01.1 MCQ 2001 2M

In Figure, the LED




Fig. Q1.01.1

A. emits light when both S_1 and S_2 are closed.

B. emits light when both S_1 and S_2 are open.

C. emits light when only S_1 or S_2 is closed.

D. does not emit light, irrespective of the switch positions.

Q1.00.1 MCQ 2000 2M

For the logic circuit shown in figure, the simplified Boolean expression for the output Y is




Fig. Q1.00.1

A. $A + B + C$ **B.** A **C.** B **D.** C

Q1.00.2 MCQ 2000 1M

For the logic circuit shown in Figure, the required input condition (A, B, C) to make the output $(X) = 1$ is




Fig. Q1.00.2

A. 1, 0, 1 **B.** 0, 0, 1 **C.** 1, 1, 1 **D.** 0, 1, 1

Q1.99.1 MCQ 1999 1M

The logical expression $y = A + \overline{A}B$ is equivalent to

A. $y = AB$ **B.** $y = \overline{A}B$ **C.** $y = \overline{A} + B$ **D.** $y = A + B$

Q1.98.1 MCQ 1998 2M

For the identity $AB + \overline{A}C + BC = AB + \overline{A}C$, the dual form is

A. $(A + B)(\overline{A} + C)(B + C) = (A + B)(\overline{A} + C)$

B. $(\overline{A} + \overline{B})(A + \overline{C})(\overline{B} + \overline{C}) = (\overline{A} + \overline{B})(A + \overline{C})$

C. $(A + B)(\overline{A} + C)(B + C) = (\overline{A} + \overline{B})(A + \overline{C})$

D. $\overline{A}\,\overline{B} + A\overline{C} + \overline{B}\,\overline{C} = \overline{A}\,\overline{B} + A\overline{C}$

Q1.98.2 MCQ 1998 2M

The minimum number of 2-input NAND gates required to implement the Boolean function $Z = A\overline{B}C$, assuming that A, B and C are available, is

A. two **B.** three **C.** five **D.** six

Q1.97.1 MCQ 1997 1M

The output of the logic gate in the figure is




Fig. Q1.97.1

A. 0 **B.** 1 **C.** A **D.** $\overline{A}$

Q1.95.1 MCQ 1995 1M

For the logic circuit shown in Figure, the output is equal to




Fig. Q1.95.1

A. 0 **B.** 1
C. $\overline{A}B + A\overline{B}$ **D.** $\overline{A * B} * \overline{A * B}$

Q1.95.2 MCQ 1995 1M

The minimum number of NAND gates required to implement the Boolean function $A + A\overline{B} + A\overline{B}C$, is equal to

A. zero **B.** 1 **C.** 4 **D.** 7

Q1.94.1 MCQ 1994 1M

The output of a logic gate is '1' when all its input are at logic '0'.Then gate is either

A. a NAND or an EX-OR gate

B. a NOR or an EX-NOR gate

C. an OR or an EX-NOR gate

D. an AND or an EX-OR gate

Q1.93.1 MSQ 1993 1M

The output of the circuit in figure is equal to




Fig. Q1.93.1

A. $\overline{A}\,\overline{B}\,\overline{C}$ **B.** $\overline{A} + \overline{B} + \overline{C}$
C. $\overline{AB} + \overline{BC} + \overline{A} + \overline{C}$ **D.** $\overline{AB + BC}$

Q1.90.1 MCQ 1990 1M

The number of Boolean functions that can be generated by n variables is equal to:

A. $2^{2^{n-1}}$ **B.** 2^{2^n} **C.** 2^{n-1} **D.** 2^n

Q1.89.1 MSQ 1989 1M

Indicate which of the following logic gates can be used to realize all possible combinational logic functions?

- [ ] **A.** OR gates only.
- [ ] **B.** NAND gates only.
- [ ] **C.** EX-OR gates only.
- [ ] **D.** NOR gates only.

Q1.88.1 MCQ 1988 2M

Minimum number of 2-input NAND gates required to implement the function, is

$$F = (\overline{X} + \overline{Y})(Z + W)$$

A. 3 **B.** 4 **C.** 5 **D.** 6

Q1.87.1 MCQ 1987 1M

For the circuit shown below the output F is given by




Fig. Q1.87.1

A. $F = 1$ **B.** $F = 0$ **C.** $F = X$ **D.** $F = \overline{X}$

Answer Key

Q1.22.1 A,C	Q1.22.2 B,C	Q1.18.1 8 to 8
Q1.16.1 C	Q1.16.2 A	Q1.15.1 40
Q1.15.2 B	Q1.15.3 C	Q1.15.4 A
Q1.14.1 A	Q1.14.2 A	Q1.14.3 A
Q1.13.1 C	Q1.11.1 B	Q1.10.1 D
Q1.09.1 D	Q1.08.1 D	Q1.07.1 B
Q1.06.1 D	Q1.03.1 D	Q1.02.1 B
Q1.02.2 B	Q1.01.1 D	Q1.00.1 C
Q1.00.2 D	Q1.99.1 D	Q1.98.1 A
Q1.98.2 C	Q1.97.1 D	Q1.95.1 B
Q1.95.2 A	Q1.94.1 B	Q1.93.1 B,C
Q1.90.1 B	Q1.89.1 B,D	Q1.88.1 B
Q1.87.1 B		

UNIT

II

Representation of Boolean Expressions and K-Maps

Topics

1. Minterms and Maxterms
2. SOP and POS Representation
3. Karnaugh Maps (K-Maps)
4. Concept of Implicants

PrepFusion

Unit Snapshot*

Stream: EC	**Questions:** 28	**MCQ:** 20	**MSQ:** 1	**NAT:** 6
1M: 9	**2M:** 12	**Descriptive:** 7	**Avg Weightage** ~1M	**Range:** 1M(2025)–2M(2026)

**See preface for how Avg Weightage and Range are calculated.*

Q2.26.1 MSQ 2026 2M

Consider the four-variable Boolean function, $f(w,x,y,z) = \sum m(0,2,5,7,8,10,13,14,15)$ with 'w' as MSB and 'z' as LSB.
Which of the following expressions is/are the valid form(s) of $f(w,x,y,z)$?

- **A.** $\bar{x}\bar{z} + xz + wxy$
- **B.** $xz + wxy + w\bar{x}\bar{z} + \bar{w}xy\bar{z}$
- **C.** $\bar{x}\bar{z} + wxy + w\bar{x}\bar{z} + \bar{w}xy\bar{z}$
- **D.** $\bar{x}\bar{z} + xz + wy\bar{z}$

Q2.25.1 MCQ 2025 1M

A 3-input majority logic gate has inputs X, Y, and Z. The output F of the gate is logic '1' if two or more of the inputs are logic '1'. The output F is logic '0' if two or more of the inputs are logic '0'.
Which one of the following options is a Boolean expression of the output F?

A. $XY + YZ + ZX$ **B.** $X \oplus Y \oplus Z$
C. $X + Y + Z$ **D.** XYZ

Q2.24.1 MCQ 2024 1M

For the Boolean function $F(A,B,C,D) = \sum m(0,2,5,7,8,10,12,13,14,15)$, with A as the MSB, the essential prime implicants are

A. $BD, \overline{B}\,\overline{D}$ **B.** BD, AB
C. $AB, \overline{B}\,\overline{D}$ **D.** $BD, \overline{B}\,\overline{D}, AB$

Q2.18.1 MCQ 2018 1M

A function $F(A,B,C)$ defined by three Boolean variables A, B and C when expressed as sum of products is given by $F = \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot \overline{C}$
where, $\overline{A}, \overline{B}$, and $\overline{C}$ are the complements of the respective variables. The product of sums (POS) form of the function F is

A. $F = (A+B+C) \cdot (A+\overline{B}+C) \cdot (\overline{A}+B+C)$

B. $F = (\overline{A}+\overline{B}+\overline{C}) \cdot (\overline{A}+B+\overline{C}) \cdot (A+\overline{B}+\overline{C})$

C. $F = (A+B+\overline{C}) \cdot (A+\overline{B}+\overline{C}) \cdot (\overline{A}+B+\overline{C}) \cdot (\overline{A}+\overline{B}+C) \cdot (\overline{A}+\overline{B}+\overline{C})$

D. $F = (\overline{A}+\overline{B}+C) \cdot (\overline{A}+B+C) \cdot (A+\overline{B}+C) \cdot (A+B+\overline{C}) \cdot (A+B+C)$

Q2.17.1 MCQ 2017 1M

Which one of the following gives the simplified sum of products expression for the Boolean function $F = m_0 + m_2 + m_3 + m_5$, where m_0, m_2, m_3 and m_5 are minterms corresponding to the inputs A, B and C with A as the MSB and C as the LSB?

A. $\bar{A}B + \bar{A}\bar{B}\bar{C} + A\bar{B}C$ **B.** $\bar{A}\bar{C} + \bar{A}B + A\bar{B}C$
C. $\bar{A}\bar{C} + A\bar{B} + A\bar{B}C$ **D.** $\bar{A}BC + \bar{A}\bar{C} + A\bar{B}C$

Q2.16.1 MCQ 2016 2M

Following is the K-map of a Boolean function of five variables P, Q, R, S and X. The minimum sum-of-product (SOP) expression for the function is

PQ \ RS	00	01	11	10
00	0	0	0	0
01	1	0	0	1
11	1	0	0	1
10	0	0	0	0

X=0

PQ \ RS	00	01	11	10
00	0	1	1	0
01	0	0	0	0
11	0	0	0	0
10	0	1	1	0

X=1

Fig. Q2.16.1

A. $\overline{P}\,\overline{Q}\,S\,\overline{X} + P\,\overline{Q}\,S\,\overline{X} + Q\,\overline{R}\,\overline{S}\,X + Q\,R\,\overline{S}\,X$
B. $\overline{Q}\,S\,\overline{X} + Q\,\overline{S}\,X$
C. $\overline{Q}\,S\,X + Q\,\overline{S}\,\overline{X}$
D. $\overline{Q}\,S + Q\,\overline{S}$

Q2.15.1 MCQ 2015 2M

A function of Boolean variables X, Y and Z is expressed in terms of the min-terms as

$$F(X,Y,Z) = \Sigma\,(1,2,5,6,7)$$

Which one of the product of sums given below is equal to the function $F(X,Y,Z)$?

A. $(\overline{X}+\overline{Y}+\overline{Z}) \cdot (\overline{X}+Y+Z) \cdot (X+\overline{Y}+\overline{Z})$

B. $(X+Y+Z) \cdot (X+\overline{Y}+\overline{Z}) \cdot (\overline{X}+Y+Z)$

C. $(\overline{X}+\overline{Y}+Z) \cdot (\overline{X}+Y+\overline{Z}) \cdot (X+\overline{Y}+Z) \cdot (X+Y+\overline{Z}) \cdot (X+Y+Z)$

D. $(X+Y+\overline{Z}) \cdot (\overline{X}+Y+Z) \cdot (\overline{X}+Y+\overline{Z}) \cdot (\overline{X}+\overline{Y}+Z) \cdot (\overline{X}+\overline{Y}+\overline{Z})$

Q2.15.2 MCQ 2015 1M

The Boolean expression $F(X, Y, Z) = \overline{X}\,Y\,\overline{Z} + X\,\overline{Y}\,\overline{Z} + X\,Y\,\overline{Z} + X\,Y\,Z$ converted into the canonical product of sum (POS) form is

A. $(X + Y + Z)(X + Y + \overline{Z})(X + \overline{Y} + \overline{Z})(\overline{X} + Y + \overline{Z})$

B. $(X + \overline{Y} + Z)(\overline{X} + Y + \overline{Z})(\overline{X} + \overline{Y} + Z)(\overline{X} + \overline{Y} + \overline{Z})$

C. $(X + Y + Z)(\overline{X} + Y + \overline{Z})(X + \overline{Y} + Z)(\overline{X} + \overline{Y} + \overline{Z})$

D. $(X + \overline{Y} + \overline{Z})(\overline{X} + Y + Z)(\overline{X} + \overline{Y} + Z)(X + Y + Z)$

Q2.14.1 MCQ 2014 2M

Consider the Boolean function, $F(w, x, y, z) = wy + xy + \overline{w}xyz + \overline{w}\,\overline{x}y + xz + \overline{x}\,\overline{y}\,\overline{z}$. Which one of the following is the complete set of essential prime implicants?

A. $w, y, xz, \overline{x}\,\overline{z}$ **B.** w, y, xz **C.** $y, \overline{x}\,\overline{y}\,\overline{z}$ **D.** $y, xz, \overline{x}\,\overline{z}$

Q2.14.2 MCQ 2014 1M

For an n-variable Boolean function, the maximum number of essential prime implicants is

A. $2(n-1)$ **B.** $n/2$ **C.** 2^n **D.** $2^{(n-1)}$

Q2.12.1 MCQ 2012 1M

The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is

A. 4 **B.** 6 **C.** 8 **D.** 10

Q2.12.2 MCQ 2012 1M

In the sum of products function $f(X, Y, Z) = \sum(2, 3, 4, 5)$, the prime implicants are

A. $\overline{X}Y, X\overline{Y}$ **B.** $\overline{X}Y, X\overline{Y}\,\overline{Z}, X\overline{Y}Z$
C. $\overline{X}Y\overline{Z}, \overline{X}YZ, X\overline{Y}$ **D.** $\overline{X}Y\overline{Z}, \overline{X}YZ, X\overline{Y}\,\overline{Z}, X\overline{Y}Z$

Q2.07.1 MCQ 2007 2M

The Boolean expression $Y = \overline{A}\,\overline{B}\,\overline{C}\,D + \overline{A}\,B\,C\,\overline{D} + A\,\overline{B}\,\overline{C}\,D + A\,B\,\overline{C}\,\overline{D}$ can be minimized to

A. $Y = \overline{A}\,\overline{B}\,\overline{C}\,D + \overline{A}\,B\,\overline{C} + A\,\overline{C}\,D$

B. $Y = \overline{A}\,\overline{B}\,\overline{C}\,D + B\,C\,\overline{D} + A\,\overline{B}\,\overline{C}\,D$

C. $Y = \overline{A}\,B\,C\,\overline{D} + \overline{B}\,\overline{C}\,D + A\,\overline{B}\,\overline{C}\,D$

D. $Y = \overline{A}\,B\,C\,\overline{D} + \overline{B}\,\overline{C}\,D + A\,B\,\overline{C}\,\overline{D}$

Q2.06.1 MCQ 2006 1M

The number of product terms in the minimized sum-of-product expression obtained through the following K-map is (where "d" denotes don't care states)

1	0	0	1
0	d	0	0
0	0	d	1
1	0	0	1

A. 2 **B.** 3 **C.** 4 **D.** 5

Q2.05.1 MCQ 2005 2M

The Boolean expression for the truth table shown is

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

A. $B(A + C)(\overline{A} + \overline{C})$ **B.** $B(A + \overline{C})(\overline{A} + C)$
C. $\overline{B}(A + C)(\overline{A} + C)$ **D.** $\overline{B}(A + C)(\overline{A} + \overline{C})$

Q2.04.1 MCQ 2004 2M

The Boolean expression $AC + B\overline{C}$ is equivalent to

A. $\overline{A}C + B\overline{C} + AC$ **B.** $\overline{B}C + AC + B\overline{C} + \overline{A}C\overline{B}$
C. $AC + B\overline{C} + \overline{B}C + ABC$ **D.** $ABC + \overline{A}B\overline{C} + AB\overline{C} + A\overline{B}C$

Q2.04.2 MCQ 2004 2M

A Boolean function f of two variables x and y is defined as follows:

$$f(0, 0) = f(0, 1) = f(1, 1) = 1; f(1, 0) = 0$$

Assuming complements of x and y are not available, a minimum cost solution for realizing f using only 2-input NOR gates and 2-input OR gates (each having unit cost) would have a total cost of

A. 1 unit **B.** 4 unit **C.** 3 unit **D.** 2 unit

Q2.03.1 MCQ 2003 2M

If the functions W, X, Y and Z are as follows

$$W = R + \overline{P}Q + \overline{R}S$$
$$X = PQ\overline{R}\,\overline{S} + \overline{P}\,\overline{Q}\,\overline{R}\,\overline{S} + P\overline{Q}\,\overline{R}\,\overline{S}$$
$$Y = RS + \overline{PR + P\overline{Q} + \overline{P}\,\overline{Q}}$$
$$Z = R + S + \overline{PQ + \overline{P}\,\overline{Q}\,\overline{R} + P\overline{Q}\,\overline{S}}$$

Then

A. $W = Z, X = \overline{Z}$ **B.** $W = Z, X = Y$

C. $W = Y$ **D.** $W = Y = \overline{Z}$

Common Data Questions

The next 3 questions share the data below.

Statement for Linked Answer Questions Q2.01.1, Q2.01.2 and Q2.01.3 (Total 5 Marks):

For the digital block shown in Figure , the output $Y = f(S_3, S_2, S_1, S_0)$ where S_3 is MSB and S_0 is LSB. Y is given in terms of minterms as $Y = \sum m(1, 5, 6, 7, 11, 12, 13, 15)$ and its complement is $\overline{Y} = \sum m(0, 2, 3, 4, 8, 9, 10, 14)$




Fig. Q2.03.1

Q2.01.1 NAT 2001

Enter the logical values in a Karnaugh map for the output Y.

Q2.01.2 Descriptive 2001

For $Y(S_3, S_2, S_1, S_0) = \sum m(1, 5, 6, 7, 11, 12, 13, 15)$, with S_3 as MSB and S_0 as LSB, write down the expression for Y in sum-of-products form using the minimum number of terms.

Q2.01.3 NAT 2001

Draw the circuit for the digital logic boxes using four 2-input NAND gates only for each of the boxes.

Common Data Questions


The next 2 questions share the data below.

Statement for Linked Answer Questions Q2.00.1 and Q2.00.2 (Total 5 Marks):

The operating conditions (ON = 1, OFF = 0) of three pumps (x, y, z) are to be monitored. $x = 1$ implies that pump X is on. It is required that the indicator (LED) on the panel should glow when a majority of the pumps fail.

Q2.00.1 NAT 2000

Enter the logical values in the K-map in the format shown in Figure derive the minimal Boolean sum of products expression whose output is zero when a majority of the pumps fail.



Q2.00.2 NAT 2000

The above expression is implemented using logic gates, and point P is the output of this circuit, as shown in Figure P is at 0 V when a majority of the pumps fails and is at 5 V otherwise. Design a circuit to drive the LED using this output. The current through the LED should be 10 mA and the voltage drop across it is 1 V. Assume that P can source or sink 10 mA and a 5 V supply is available.




Fig. Q2.00.2

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q2.99.1 and Q2.99.2 (Total 5 Marks):

In a certain application, four inputs A, B, C, D (both true and complement forms available) are fed to logic

circuit, producing an output F, which operates a relay. The relay turns on when $F(ABCD) = 1$ for the following states of the inputs $(ABCD)$: '0000', '0010', '0101', '0110', '1101' and '1110'. States '1000' and '1001' do not occur, and for the remaining states, the relay is off.

Q2.99.1 NAT 1999 ○○○

Minimize F with the help of a Karnaugh map.

Q2.99.2 NAT 1999 ○○○

Realize it using a minimum number of 3-input NAND gates.

Q2.99.3 MCQ 1999 2M ○○○

The minimized form of the logical expression $(\overline{A}\,\overline{B}\,\overline{C} + \overline{A}B\overline{C} + \overline{A}BC + AB\overline{C})$ is

A. $\overline{A}\,\overline{C} + B\overline{C} + \overline{A}B$ **B.** $A\overline{C} + \overline{B}\,\overline{C} + \overline{A}B$
C. $\overline{A}C + \overline{B}\,\overline{C} + \overline{A}B$ **D.** $A\overline{C} + \overline{B}C + A\overline{B}$

Q2.98.1 MCQ 1998 2M ○○○

The K-map for a Boolean function is shown in figure. The number of essential prime implicants for this function is-

CD \ AB	00	01	11	10
00	1	1	0	1
01	0	0	0	1
11	1	0	0	0
10	1	0	0	1

Fig. Q2.98.1

A. 4 **B.** 5 **C.** 6 **D.** 8

Q2.97.1 MCQ 1997 2M ○○○

The boolean function $A + BC$ is a reduced form of

A. $AB + BC$ **B.** $(A + B) \cdot (A + C)$
C. $\overline{A}B + A\overline{B}C$ **D.** $(A + C) \cdot B$

Answer Key

Note: * descriptive/evidence-based, no single definitive answer.

Q2.26.1 A,D	Q2.25.1 A	Q2.24.1 A
Q2.18.1 C	Q2.17.1 B	Q2.16.1 B
Q2.15.1 B	Q2.15.2 A	Q2.14.1 D
Q2.14.2 D	Q2.12.1 B	Q2.12.2 A
Q2.07.1 D	Q2.06.1 A	Q2.05.1 A
Q2.04.1 D	Q2.04.2 D	Q2.03.1 A
Q2.01.1 *	Q2.01.2 *	Q2.01.3 *
Q2.00.1 *	Q2.00.2 *	Q2.99.1 *
Q2.99.2 *	Q2.99.3 A	Q2.98.1 A
Q2.97.1 B		

UNIT

III

Number Systems

Topics

1. Introduction to Number Systems
2. Arithmetic Operations on Numbers
3. Binary Codes and Their Operations
4. Signed Number Representations
5. Complement Arithmetic
6. Floating-Point Representation

PrepFusion

Unit Snapshot*

Stream: EC	**Questions:** 19	**MCQ:** 16	**MSQ:** 1	**NAT:** 2
1M: 10	**2M:** 9	**Descriptive:** 0	**Avg Weightage** ~1M	**Range:** 0M(2014)–2M(2026)

**See preface for how Avg Weightage and Range are calculated.*

Q3.26.1 MCQ 2026 2M

What is the 10's complement of $(47)_{10}$?

A. 52 **B.** 53 **C.** 54 **D.** 55

Q3.24.1 NAT 2024 1M

In a number system of base r, the equation $x^2-12x+37=0$ has $x=8$ as one of its solutions. The value of r is

_____

Q3.21.1 MCQ 2021 1M

If $(1235)_x = (3033)_y$, where x and y indicate the bases of the corresponding numbers, then

A. $x=7$ and $y=5$ **B.** $x=8$ and $y=6$
C. $x=6$ and $y=4$ **D.** $x=9$ and $y=7$

Q3.20.1 MCQ 2020 2M

P, Q, and R are the decimal integers corresponding to the 4-bit binary number 1100 considered in signed magnitude, 1's complement, and 2's complement representations, respectively. The 6-bit 2's complement representation of $(P+Q+R)$ is

A. 110101 **B.** 110010 **C.** 111101 **D.** 111001

Q3.14.1 NAT 2014 1M

The number of bytes required to represent the decimal number 1856357 in packed BCD (Binary Coded Decimal) form is

_____.

Q3.08.1 MCQ 2008 2M

The two numbers represented in signed 2's complement form are P = 11101101 and Q = 11100110. If Q is subtracted from P, the value obtained in signed 2's complement form is

A. 10000011 **B.** 00000111
C. 11111001 **D.** 111111001

Q3.07.1 MCQ 2007 1M

$X = 01110$ and $Y = 11001$ are two 5-bit binary numbers represented in two's complement format. The sum of X and Y represented in two's complement format using 6 bits is

A. 100111 **B.** 001000 **C.** 000111 **D.** 101001

Q3.06.1 MCQ 2006 2M

A new Binary Coded Pentary (BCP) number system is proposed in which every digit of a base-5 number is represented by its corresponding 3-bit binary code. For example, the base-5 number 24 will be represented by its BCP code 010100. In this numbering system, the BCP code 100010011001 corresponds of the following number is base-5 system

A. 423 **B.** 1324
C. 2201 **D.** 4231

Q3.05.1 MCQ 2005 1M

Decimal 43 in Hexadecimal and BCD number system is respectively

A. B2, 0100 0011 **B.** 2B, 0100 0011
C. 2B, 0011 0100 **D.** B2, 0100 0100

Q3.04.1 MCQ 2004 2M

11001, 1001 and 111001 correspond to the 2's complement representation of which one of the following sets of number?

A. 25, 9 and 57 respectively

B. -6, -6 and -6 respectively

C. -7, -7 and -7 respectively

D. -25, -9 and -57 respectively

Q3.04.2 MCQ 2004 1M

The range of signed decimal numbers that can be represented by 6-bit 1's complement number is

A. -31 to +31 **B.** -63 to +63
C. -64 to +63 **D.** -32 to +31

Q3.03.1 MCQ 2003 2M

The circuit shown in figure converts




Fig. Q3.03.1

A. BCD to binary code

B. Binary to excess - 3 code

C. Excess -3 to gray code

D. Gray to Binary code

Q3.02.1 MCQ 2002 1M

4-bit 2's complement representation of a decimal number is 1000. The number is

A. +8 **B.** 0 **C.** -7 **D.** -8

Q3.01.1 MCQ 2001 1M

The 2's complement representation of -17 is

A. 101110 **B.** 101111 **C.** 111110 **D.** 110001

Q3.98.1 MCQ 1998 2M

Two 2's complement number having sign bits x and y are added and the sign bit of the result is z. Then, the occurrence of overflow is indicated by the Boolean function

A. xyz **B.** $\overline{x}\,\overline{y}\,\overline{z}$ **C.** $\overline{x}\,\overline{y}z + xy\overline{z}$ **D.** $xy + yz + zx$

Q3.98.2 MCQ 1998 2M

An equivalent 2's complement representation of the 2's complement number 1101 is

A. 110100 **B.** 001101 **C.** 110111 **D.** 111101

Q3.97.1 MCQ 1997 2M

A signed integer has been stored in a byte using the 2's complement format. We wish to store the same integer in a 16 bit word. We should

A. copy the original byte to the less significant byte of the word and fill the more significant with zeros

B. copy the original byte to the more significant byte of the word and fill the less significant byte with zeros

C. copy the original byte to the less significant byte of the word and make each bit of the more significant byte equal to the most significant bit of the original byte

D. copy the original byte to the less significant byte as well as the more significant byte of the word

Q3.93.1 MCQ 1993 1M

2's complement representation of a 16-bit number (one sign bit and 15 magnitude bits) is FFFF. Its magnitude in decimal representation is

A. 0 **B.** 1
C. 32, 767 **D.** 65, 535

Q3.87.1 MSQ 1987 1M

The subtraction of a binary number Y from another binary number X, done by adding the 2's complement of Y to X, results in a binary number without overflow. This implies that the result is:

- ☐ **A.** negative and is in normal form
- ☐ **B.** negative and is in 2's complement form
- ☐ **C.** positive and is in normal form
- ☐ **D.** positive and is in 2's complement form

Answer Key

Q3.26.1 B	Q3.24.1 11	Q3.21.1 B
Q3.20.1 A	Q3.14.1 3.9 to 4.1	Q3.08.1 B
Q3.07.1 C	Q3.06.1 D	Q3.05.1 B
Q3.04.1 C	Q3.04.2 A	Q3.03.1 D
Q3.02.1 D	Q3.01.1 B	Q3.98.1 C
Q3.98.2 D	Q3.97.1 C	Q3.93.1 B
Q3.87.1 B,C		

UNIT

IV

Combinational Circuits

Topics

1. Introduction to Combinational Circuits
2. Code Converters and 7-Segment Display
3. Parity Generator and Checker
4. Magnitude Comparators
5. Multiplexers (MUX) and Demultiplexers (DEMUX)
6. Implementing Logical Expressions Using MUX
7. Decoders, Encoders and Priority Encoders
8. Half Adder and Full Adder
9. Delay-Based Problems in Adders
10. Half Subtractor and Full Subtractor
11. Binary Parallel Adder with Delay-Based Problems
12. Look-Ahead Carry Adder
13. Binary Parallel Subtractor
14. Adder and Subtractor Circuits of Different Binary Codes
15. Binary Multiplier

Unit Snapshot*

Stream: EC	**Questions:** 48	**MCQ:** 35	**MSQ:** 0	**NAT:** 9
1M: 12	**2M:** 28	**Descriptive:** 8	**Avg Weightage** ~2M	**Range:** 1M(2025)–4M(2024)

**See preface for how Avg Weightage and Range are calculated.*

Q4.26.1 MCQ 2026 2M

A Boolean function, $f(x, y, z)$ with x as MSB and z as LSB is realized by 4:1 multiplexer (MUX) with select lines, S_1 and S_0 (S_1 is MSB, S_0 is LSB) and inputs, I_0, I_1, I_2, I_3 as shown in the Figure.

Which of the following options is the correct expression of $f(x, y, z)$?




Fig. Q4.26.1

A. $xz + y$ **B.** $x\bar{y} + z$ **C.** $xy + \bar{z}$ **D.** $\bar{x}y + \bar{z}$

Q4.25.1 MCQ 2025 1M

A full adder and an XOR gate are used to design a digital circuit with inputs X, Y, and Z, and output F, as shown below. The input Z is connected to the carry-in input of the full adder.

If the input Z is set to logic '1', then the circuit functions as _____ with X and Y as inputs.




Fig. Q4.25.1

A. an adder **B.** a subtractor
C. a multiplier **D.** a binary to Gray code converter

Q4.24.1 MCQ 2024 2M

A 4-bit priority encoder has inputs D_3, D_2, D_1, and D_0 in descending order of priority. The two-bit output AB is generated as 00, 01, 10, and 11 corresponding to inputs D_3, D_2, D_1, and D_0, respectively. The Boolean expression of the output bit B is

_____.

A. $\overline{D_3}\,\overline{D_2}$ **B.** $\overline{D_3}D_2 + \overline{D_3}\,\overline{D_1}$
C. $D_3\overline{D_2} + \overline{D_3}D_1$ **D.** $\overline{D_3}\,\overline{D_1}$

Q4.24.2 MCQ 2024 2M

The propagation delay of the 2×1 MUX shown in the circuit is 10 ns. Consider the propagation delay of the inverter as 0 ns.




Fig. Q4.24.2

If S is set to 1 then the output Y is _____.

A. a square wave of frequency 100 MHz

B. a square wave of frequency 50 MHz

C. constant at 0

D. constant at 1

Q4.23.1 MCQ 2023 1M

In the circuit shown below, P and Q are the inputs. The logical function realized by the circuit shown below is _____.




Fig. Q4.23.1

A. $Y = PQ$ **B.** $Y = P + Q$
C. $Y = \overline{PQ}$ **D.** $Y = \overline{P + Q}$

Q4.22.1 MCQ 2022 1M

Consider the 2-bit multiplexer (MUX) shown in the figure. For OUTPUT to be the XOR of C and D, the values for A_0, A_1, A_2, and A_3 are _____.




Fig. Q4.22.1

A. $A_0 = 0, A_1 = 0, A_2 = 1, A_3 = 1$

B. $A_0 = 1, A_1 = 0, A_2 = 1, A_3 = 0$

C. $A_0 = 0, A_1 = 1, A_2 = 1, A_3 = 0$

D. $A_0 = 1, A_1 = 1, A_2 = 0, A_3 = 0$

Q4.21.1 MCQ 2021 2M

The propagation delays of the XOR gate, AND gate and multiplexer (MUX) in the circuit shown in the figure are 4 ns, 2 ns and 1 ns, respectively.




Fig. Q4.21.1

If all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propagation delay of the circuit is

A. 3 ns **B.** 5 ns **C.** 6 ns **D.** 7 ns

Q4.20.1 MCQ 2020 1M

The figure below shows a multiplexer where S_1 and S_0 are the select lines, I_0 to I_3 are the input data lines, EN is the enable line, and $F(P, Q, R)$ is the output.F is




Fig. Q4.20.1

A. $PQ + \overline{Q}R.$ **B.** $P + Q\overline{R}.$
C. $P\overline{Q}R + \overline{P}Q.$ **D.** $\overline{Q} + PR.$

Q4.18.1 MCQ 2018 2M

A four-variable Boolean function is realized using 4×1 multiplexers as shown in the figure.




Fig. Q4.18.1

The minimized expression for $F(U, V, W, X)$ is

A. $(UV + \overline{U}\,\overline{V})\overline{W}$ **B.** $(UV + \overline{U}\,\overline{V})(\overline{W}\,\overline{X} + \overline{W}X)$
C. $(U\overline{V} + \overline{U}V)\overline{W}$ **D.** $(U\overline{V} + \overline{U}V)(W\,\overline{X} + \overline{W}X)$

Q4.17.1 NAT 2017 2M

Figure I shows a 4-bit ripple carry adder realized using full adders and Figure II shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure II are 20 ns, 15 ns and 10 ns, respectively. Assume all the inputs to the 4-bit adder are initially reset to 0.




Figure I




Figure II

At $t = 0$, the inputs to the 4-bit adder are changed to $X_3X_2X_1X_0 = 1100$, $Y_3Y_2Y_1Y_0 = 0100$ and $Z_0 = 1$. The output of the ripple carry adder will be stable at t (in ns) = _____.

Q4.17.2 MCQ 2017 1M

Consider the circuit shown in the figure.




Fig. Q4.17.2

The Boolean expression F implemented by the circuit is

A. $\overline{X}\,\overline{Y}\,\overline{Z} + XY + \overline{Y}Z$ **B.** $\overline{X}Y\overline{Z} + XZ + \overline{Y}Z$
C. $\overline{X}Y\overline{Z} + XY + \overline{Y}Z$ **D.** $\overline{X}\,\overline{Y}\,\overline{Z} + XZ + \overline{Y}Z$

Q4.16.1 NAT 2016 2M

For the circuit shown in the figure, the delays of NOR gates, multiplexers and inverters are 2 ns, 1.5 ns and 1 ns, respectively. If all the inputs P, Q, R, S and T are applied at the same time instant, the maximum propagation delay (in ns) of the circuit is

_____.




Fig. Q4.16.1

Q4.16.2 MCQ 2016 2M

Identify the circuit below.




Fig. Q4.16.2

A. Binary to Gray code converter

B. Binary to XS3 converter

C. Gray to Binary converter

D. XS3 to Binary converter

Q4.16.3 MCQ 2016 2M

The functionality implemented by the circuit below is




Fig. Q4.16.3

A. 2-to-1 multiplexer
B. 4-to-1 multiplexer
C. 7-to-1 multiplexer
D. 6-to-1 multiplexer

Q4.16.4 MCQ 2016 1M

A 4:1 multiplexer is to be used for generating the output carry of a full adder. A and B are the bits to be added while C_{in} is the input carry and C_{out} is the output carry. A and B are to be used as the select bits with A being the more significant select bit.




Fig. Q4.16.4

Which one of the following statements correctly describes the choice of signals to be connected to the inputs I_0, I_1, I_2 and I_3 so that the output is C_{out}?

A. $I_0 = 0$, $I_1 = C_{in}$, $I_2 = C_{in}$ and $I_3 = 1$

B. $I_0 = 1$, $I_1 = C_{in}$, $I_2 = C_{in}$ and $I_3 = 1$

C. $I_0 = C_{in}$, $I_1 = 0$, $I_2 = 1$ and $I_3 = C_{in}$

D. $I_0 = 0$, $I_1 = C_{in}$, $I_2 = 1$ and $I_3 = C_{in}$

Q4.15.1 MCQ 2015 2M

A 1-to-8 demultiplexer with data input D_{in}, address inputs S_0, S_1, S_2 (with S_0 as the LSB) and $\overline{Y}_0$ to $\overline{Y}_7$ as the eight demultiplexed outputs, is to be designed using two 2-to-4 decoders (with enable input $\overline{E}$ and address inputs A_0 and A_1) as shown in the figure. D_{in}, S_0, S_1 and S_2 are to be connected to P, Q, R and S, but not necessarily in this order. The respective input connections to P, Q, R, and S terminals should beS




Fig. Q4.15.1

A. S_2, D_{in}, S_0, S_1 **B.** S_1, D_{in}, S_0, S_2
C. D_{in}, S_0, S_1, S_2 **D.** D_{in}, S_2, S_0, S_1

Q4.14.1 MCQ 2014 2M

In the circuit shown, W and Y are MSBs of the control inputs. The output F is given by




Fig. Q4.14.1

A. $F = W\bar{X} + \bar{W}X + \bar{Y}\bar{Z}$

B. $F = W\bar{X} + \bar{W}X + \bar{Y}Z$


C. $F = W\bar{X}\bar{Y} + \bar{W}X\bar{Y}$

D. $F = (\bar{W} + \bar{X})\bar{Y}\bar{Z}$


Q4.14.2 MCQ 2014 2M

If **X** and **Y** are inputs and the Difference (**D** = **X** − **Y**) and the Borrow (**B**) are the outputs, which one of the following diagrams implements a half-subtractor?


A.




B.



C.



D.



Q4.14.3 MCQ 2014 2M

An 8-to-1 multiplexer is used to implement a logical function Y as shown in the figure. The output Y is given by




Fig. Q4.14.3

A. $Y = A\bar{B}C + A\bar{C}D$ **B.** $Y = \bar{A}BC + A\bar{B}D$
C. $Y = AB\bar{C} + \bar{A}CD$ **D.** $Y = \bar{A}\,\bar{B}D + A\bar{B}C$

Q4.14.4 NAT 2014 2M

A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum-propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be

_____.




Fig. Q4.14.4

Q4.14.5 MCQ 2014 1M

In a half-subtractor circuit with X and Y as inputs, the Borrow (M) and Difference ($N = X - Y$) are given by

A. $M = X \oplus Y, N = XY$ **B.** $M = XY, N = X \oplus Y$
C. $M = \overline{X}Y, N = X \oplus Y$ **D.** $M = X\overline{Y}, N = \overline{X \oplus Y}$

Q4.14.6 MCQ 2014 1M

Consider the multiplexer based logic circuit shown in the figure.




Fig. Q4.14.6

Which one of the following Boolean functions is realized by the circuit?

A. $F = W\overline{S_1}\,\overline{S_2}$ **B.** $F = WS_1 + WS_2 + S_1S_2$
C. $F = \overline{W} + S_1 + S_2$ **D.** $F = W \oplus S_1 \oplus S_2$

Q4.11.1 MCQ 2011 1M

The logic function implemented by the circuit below is (ground implies a logic "0")




Fig. Q4.11.1

A. $F = AND(P, Q)$ **B.** $F = OR(P, Q)$
C. $F = XNOR(P, Q)$ **D.** $F = XOR(P, Q)$

Q4.10.1 MCQ 2010 2M

The Boolean function realized by the logic circuit shown is




Fig. Q4.10.1

A. $F = \Sigma m(0, 1, 3, 5, 9, 10, 14)$

B. $F = \Sigma m(2, 3, 5, 7, 8, 12, 13)$

C. $F = \Sigma m(1, 2, 4, 5, 11, 14, 15)$

D. $F = \Sigma m(2, 3, 5, 7, 8, 9, 12)$

Common Data Questions

The next 2 questions share the data below.


Statement for Linked Answer Questions Q4.09.1 and Q4.09.2:

Two products are sold from a vending machine, which has two push buttons P_1 and P_2. When a button is pressed, the price of the corresponding product is displayed in a 7-segment display.

- If no buttons are pressed, '0' is displayed, signifying 'Rs. 0'.
- If only P_1 is pressed, '2' is displayed, signifying 'Rs. 2'.

- If only P_2 is pressed, '5' is displayed, signifying 'Rs. 5'.
- If both P_1 and P_2 are pressed, 'E' is displayed, signifying 'Error'.

The names of the segments in the 7-segment display, and the glow of the display for '0', '2', '5' and 'E', are shown below.



Consider

(i) push button pressed/not pressed is equivalent to logic 1/0 respectively,

(ii) a segment glowing / not glowing in the display is equivalent to logic 1/0 respectively.

Q4.08.1 MCQ 2008 2M

For the circuit shown in the following figure, I_0-I_3 are inputs to the 4 : 1 multiplexer. R (MSB) and S are control bits.




Fig. Q4.08.1

The output Z can be represented by

A. $PQ + P\overline{Q}S + \overline{Q}\,\overline{R}\,\overline{S}$

B. $P\overline{Q} + PQ\overline{R} + P\overline{Q}\,\overline{S}$

C. $P\overline{Q}\,\overline{R} + \overline{P}QR + PQRS + \overline{Q}\,\overline{R}\,\overline{S}$

D. $PQ\overline{R} + PQR\overline{S} + P\overline{Q}\,\overline{R}\,S + \overline{Q}\,\overline{R}\,\overline{S}$

Q4.09.1 MCQ 2009 2M

If segments a to g are considered as functions of P_1 and P_2, then which of the following is correct ?

A. $g = \overline{P_1} + P_2,\ d = c + e$ **B.** $g = P_1 + P_2,\ d = c + e$
C. $g = \overline{P_1} + P_2,\ e = b + c$ **D.** $g = P_1 + P_2,\ e = b + c$

Q4.09.2 MCQ 2009 2M

What are the minimum numbers of NOT gates and 2-input OR gates required to design the logic of the driver for this 7-segment display ?

A. 3 NOT and 4 OR **B.** 2 NOT and 4 OR
C. 1 NOT and 3 OR **D.** 2 NOT and 3 OR

Q4.09.3 MCQ 2009 2M

What are the minimum number of 2-to-1 multiplexers required to generate a 2-input AND gate and a 2-input Ex-OR gate ?

A. 1 and 2 **B.** 1 and 3 **C.** 1 and 1 **D.** 2 and 2

Q4.07.1 MCQ 2007 2M

In the following circuit, X is given by




Fig. Q4.07.1

A. $X = A\,\overline{B}\,\overline{C} + \overline{A}\,B\,\overline{C} + \overline{A}\,\overline{B}\,C + A\,B\,C$

B. $X = \overline{A}\,B\,C + A\,\overline{B}\,C + A\,B\,\overline{C} + \overline{A}\,\overline{B}\,\overline{C}$

C. $X = A\,B + B\,C + A\,C$

D. $X = \overline{A}\,\overline{B} + \overline{B}\,\overline{C} + \overline{A}\,\overline{C}$

Q4.05.1 MCQ 2005 1M

The Boolean function f implemented in figure using two input multiplexers is




Fig. Q4.05.1

A. $A\overline{B}C + AB\overline{C}$ **B.** $ABC + A\overline{B}\,\overline{C}$
C. $\overline{A}BC + \overline{A}\,\overline{B}\,\overline{C}$ **D.** $\overline{A}\,\overline{B}C + \overline{A}B\overline{C}$

Q4.04.1 MCQ 2004 2M

The minimum number of 2 to 1 multiplexers required to realize a 4 to 1 multiplexer is

A. 1 **B.** 2 **C.** 3 **D.** 4

Q4.03.1 MCQ 2003 2M

The circuit shown in figure has 4 boxes each described by inputs P, Q, R and outputs Y, Z with

$$Y = P \oplus Q \oplus R$$
$$Z = RQ + \overline{P}R + Q\overline{P}$$




Fig. Q4.03.1

The circuit acts as a

A. 4 bit adder giving $P + Q$

B. 4 bit subtractor-giving $P - Q$

C. 4 bit subtractor-giving $Q - P$

D. 4 bit adder giving $P + Q + R$

Q4.03.2 MCQ 2003 1M

Without any additional circuitry, an 8:1 MUX can be used to obtain

A. some but not all Boolean functions of 3 variables

B. all function of 3 variables but none of 4 variables

C. all functions of 3 variables and some but not all of 4 variables

D. all functions of 4 variables

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q4.02.1 & Q4.02.2 (Total 5 Marks):

The inputs to a digital circuit are the external signals A, B and C ($\overline{A}$, $\overline{B}$ and $\overline{C}$ are not available). The +5V power supply (logic 1) and the ground (logic 0) are also available. The output of the circuit is $X = \overline{A}\,B + \overline{A}\,\overline{B}\,\overline{C}$.

Table 9

S	Y
0	D_0
1	D_1




Fig. Q4.03.2

Q4.02.1 NAT 2002

Write down the output function in its canonical SOP and POS forms.

Q4.02.2 NAT 2002

Implement the circuit using only two 2:1 multiplexers shown in Figure, where S is the data-select line, D_0 and D_1 are the input data lines and Y is the output lines. The function table for the multiplexer is given in Table 9.

Q4.02.3 MCQ 2002 2M

If the input X_3, X_2, X_1, X_0 to the ROM in figure are 8-4-2-1 BCD numbers, then the outputs $Y_3Y_2Y_1Y_0$ are




Fig. Q4.02.3

A. gray code numbers

B. 2-4-2-1 BCD numbers

C. excess 3 code numbers

D. none of the above

Q4.01.1 MCQ 2001 2M

In the TTL circuit in Figure, S_2 to S_0 are select lines and X_7 and X_0 are input lines. S_0 and X_0 are LSBs. The output Y is




Fig. Q4.01.1

A. indeterminate
B. $A \oplus B$
C. $\overline{A \oplus B}$
D. $\overline{C}.(\overline{A \oplus B}) + C.(A \oplus B)$

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q4.00.1 and Q4.00.2 (Total 5 Marks):

A one-bit full adder is to be implemented using 8-to-1 multiplexers (MUX).

Q4.00.1 NAT 2000

Write the truth table for sum (S) and carry to the next stage (C_N) in terms of the two bits (A, B) and carry from the previous stage (C_p). The truth table should be in the ascending order of (A, B, C_p), i.e. (000, 001, 010, . . . etc.).

Q4.00.2 NAT 2000

Implement S and C_N using 8-to-1 multiplexers.

Q4.99.1 MCQ 1999 2M

For a binary half-sub-tractor having two inputs A and B, the correct set of logical expressions for the outputs D (=A minus B) and X (=borrow) are

A. $D = AB + \overline{A}B, X = \overline{A}B$

B. $D = \overline{A}B + A\overline{B} + A\overline{B}, X = A\overline{B}$

C. $D = \overline{A}B + A\overline{B}, X = \overline{A}B$

D. $D = AB + \overline{A}\,\overline{B}, X = A\overline{B}$

Q4.97.1 MCQ 1997 1M

A 2 bit binary multiplier can be implemented using

A. 2 inputs ANDs only

B. 2 input XORs and 4 input AND gates only

C. Two 2 inputs NORs and one XNOR gate

D. XOR gates and shift registers

Q4.96.1 Descriptive 1996 3M

Match each component with the most direct application in the following list.

- (a) A shift register.
- (b) A multiplexer.
- (c) A decoder.

Applications:

1. Code conversion.

2. Generating memory chip select.
3. Parallel-to-serial conversion.
4. A many-to-one switch.
5. Analog-to-digital conversion.

Q4.94.1 Descriptive | 1994 | 2M

State whether the following statement is True or False: The look-ahead carry adder is a parallel carry adder where all sum digits are generated directly from the input digits.

Q4.92.1 MCQ | 1992 | 2M

The logic realized by the circuit shown in the figure is




Fig. Q4.92.1

A. $F = A \cdot C$ **B.** $F = A \oplus C$
C. $F = B \cdot C$ **D.** $F = B \oplus C$

Q4.91.1 NAT | 1991 | 2M

A sequential multiplexer is connected as shown in the figure. Each time the multiplexer receives the clock, it switches to the next channel (From 6 it goes to 1). If the input signals are




Fig. Q4.91.1

$$A = 5\cos 2\pi(4 \times 10^3 t)$$
$$B = 2\cos 2\pi(3.8 \times 10^3 t)$$
$$C = 6\cos 2\pi(2.2 \times 10^3 t)$$
$$D = 4\cos 2\pi(1.7 \times 10^3 t)$$

the minimum clock frequency should be _____(KHz).

Common Data Questions

The next 3 questions share the data below.

Statement for Linked Answer Questions Q4.89.1, Q4.89.2 and Q4.89.3 (Total 10 Marks):

A chemical reactor has three sensors indicating the following conditions:- (1) Pressure (P) is low or high' (2) Temperature (T) is low or high' and (3) Liquid level (L) is low or high.
its has two controls - Heater (H) which is either on or off and inlet value (V) which is open or close. The controls are operated as per Table.

Inputs			Output	
P	T	L	H	V
LOW	LOW	LOW	Off	Open
LOW	LOW	High	On	Closed
LOW	High	LOW	Off	Open
LOW	High	High	Off	Closed
High	LOW	LOW	On	Open
High	LOW	High	On	Closed
High	High	LOW	Off	Closed
High	High	High	x	x

Q4.89.1 NAT | 1989

Using the convertion High =1, Low = 0, On=1, Off=0, Open=1 and Closed=0, draw the Karnaugh maps for H and V.

Q4.89.2 Descriptive | 1989

Obtain the minimal product-of-sums expressions for H and V. With High/On/Open = 1 and Low/Off/Closed = 0, the table above becomes (X denotes don't care):

PTL	H	V
000	0	1
001	1	0
010	0	1
011	0	0
100	1	1
101	1	0
110	0	0
111	X	X

Q4.89.3 Descriptive 1989 ○○○

Realize the logic for H and V using two 4-input multiplexers with T and L as control inputs. Used T as MSB.

Answer Key

Note: * descriptive/evidence-based, no single definitive answer.
MTA Marks To All awarded — see detailed solutions.

Q4.26.1 C	Q4.25.1 B	Q4.24.1 B
Q4.24.2 B	Q4.23.1 A	Q4.22.1 C
Q4.21.1 C	Q4.20.1 A	Q4.18.1 C
Q4.17.1 50.0 to 50.0	Q4.17.2 B	Q4.16.1 6
Q4.16.2 MTA	Q4.16.3 B	Q4.16.4 A
Q4.15.1 D	Q4.14.1 C	Q4.14.2 A
Q4.14.3 C	Q4.14.4 194.9 to 195.1	Q4.14.5 C
Q4.14.6 D	Q4.11.1 D	Q4.10.1 D
Q4.09.1 B	Q4.09.2 D	Q4.09.3 A
Q4.08.1 A	Q4.07.1 A	Q4.05.1 A
Q4.04.1 C	Q4.03.1 B	Q4.03.2 C
Q4.02.1 *	Q4.02.2 *	Q4.02.3 B
Q4.01.1 B	Q4.00.1 *	Q4.00.2 *
Q4.99.1 C	Q4.97.1 B	Q4.96.1 a-3, b-4, c-2
Q4.94.1 True	Q4.92.1 B	Q4.91.1 48
Q4.89.1 *	Q4.89.2 *	Q4.89.3 *

UNIT

V

Sequential Circuits

Topics

1. Latches — SR, JK, D and T Types, Their Drawbacks and Gated Latches
2. Flip-Flops — Introduction, Types, Conversions, Race Around Condition and Master-Slave Configuration
3. Asynchronous Counters — Binary, Non-Binary (Up/Down) and Output Decoding
4. Synchronous Counters — Propagation Delay, Setup/Hold Time, Critical Path Delay, Clear and Preset Input
5. Shift Registers and Applications — Ring Counter, Johnson Counter and Cascading
6. FSM and Sequence Detectors — Design, Generation, Detection and Overlapping/Non-Overlapping Types
7. Static Timing Analysis — Setup/Hold Time, Clock Constraints, Critical Path and Timing Violations

PrepFusion

Unit Snapshot*

Stream: EC	**Questions:** 91	**MCQ:** 56	**MSQ:** 3	**NAT:** 29
1M: 32	**2M:** 46	**Descriptive:** 13	**Avg Weightage** ~3M	**Range:** 2M(2024)–5M(2011)

**See preface for how Avg Weightage and Range are calculated.*

Q5.26.1 MCQ 2026 2M

A shift-left Shift Register (SR) and a D flip-flop are connected to a synchronized clock as shown in the Figure. Assume that the SR and D flip-flops are initially cleared and the XOR gate has no propagation delay.

Which of the following options gives the correct binary representation ($b_7b_6b_5b_4b_3b_2b_1b_0$) of the content of the shift register immediately after the 5th clock transition (positive edge)?




Fig. Q5.26.1

A. 00011111 **B.** 10111111
C. 00111111 **D.** 11000011

Q5.26.2 NAT 2026 1M

The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a square wave of 10 cycles/second is applied to its clock (C) input.

The frequency of the output Q (in cycles/second) is

_____

(rounded off to two decimal places)




Fig. Q5.26.2

Q5.26.3 MSQ 2026 1M

A binary ripple counter is designed to count $(0)_{10}$ to $(64)_{10}$. Which of the following is/are the number of flip-flops required to design the counter?


- **A.** 6
- **B.** 7
- **C.** 4
- **D.** 5

Q5.25.1 MCQ 2025 2M

A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input $P0$ is set to logic '0' and $P1$ is set to logic '1' at all times. The timing diagram of the inputs SEL and S are also shown below.

The sequence of output Y from time T_0 to T_3 is

_____.






Fig. Q5.25.1

A. 1011 **B.** 0100 **C.** 0010 **D.** 1101

Q5.25.2 NAT 2025 2M

In the circuit shown below, the AND gate has a propagation delay of 1 ns. The edge-triggered flip-flops have a set-up time of 2 ns, a hold-time of 0 ns, and a clock-to-Q delay of 2 ns.

The maximum clock frequency (in MHz, *rounded off to the nearest integer*) such that there are no setup violations is _____.




Fig. Q5.25.2




Fig. Q5.23.1

Q5.24.1 MCQ 2024 2M

The sequence of states (Q_1Q_0) of the given synchronous sequential circuit is

_____.




Fig. Q5.24.1

A. $00 \rightarrow 10 \rightarrow 11 \rightarrow 00$

B. $11 \rightarrow 00 \rightarrow 10 \rightarrow 01 \rightarrow 00$

C. $01 \rightarrow 10 \rightarrow 11 \rightarrow 00 \rightarrow 01$

D. $00 \rightarrow 01 \rightarrow 10 \rightarrow 00$

Q5.23.1 NAT 2023 2M

In a given sequential circuit, initial states are $Q_1 = 1$ and $Q_2 = 0$. For a clock frequency of 1 MHz, the frequency of signal Q_2 in kHz, (rounded off to the nearest integer) is

_____.

Q5.23.2 NAT 2023 1M

For the circuit shown below, the propagation delay of each NAND gate is 1 ns. The critical path delay, in ns, is _____ (*rounded off to the nearest integer*).




Fig. Q5.23.2

Q5.23.3 MCQ 2023 1M

The synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are




Fig. Q5.23.3

A. 1000, 3 **B.** 333.33, 1 **C.** 2000, 3 **D.** 333.33, 3

Q5.22.1 MCQ 2022 2M

For the circuit shown, the clock frequency is f_0 and the duty cycle is 25%. For the signal at the Q output of the Flip-Flop,

_____.




Fig. Q5.22.1

A. frequency is $f_0/4$ and duty cycle is 50%

B. frequency is $f_0/4$ and duty cycle is 25%

C. frequency is $f_0/2$ and duty cycle is 50%

D. frequency is f_0 and duty cycle is 25%

Q5.22.2 MSQ 2022 2M

A state transition diagram with states A, B, and C, and transition probabilities $p_1, p_2, \ldots, p_7$ is shown in the figure (e.g., p_1 denotes the probability of transition from state A to B). For this state diagram, select the statement(s) which is/are universally true.




Fig. Q5.22.2

☐ **A.** $p_2 + p_3 = p_5 + p_6$

☐ **B.** $p_1 + p_3 = p_4 + p_6$

☐ **C.** $p_1 + p_4 + p_7 = 1$

☐ **D.** $p_2 + p_5 + p_7 = 1$

Q5.21.1 NAT 2021 2M

The propagation delay of the exclusive-OR (XOR) gate in the circuit in the figure is 3 ns. The propagation delay of all the flip-flops is assumed to be zero. The clock (Clk) frequency provided to the circuit is 500 MHz.




Fig. Q5.21.1

Starting from the initial value of the flip-flop outputs $Q_2Q_1Q_0 =$ 1 1 1 with $D_2 = 1$, the minimum number of triggering clock edges after which the flip-flop outputs $Q_2Q_1Q_0$ becomes 1 0 0 (in integer) is

_____.

Q5.20.1 MCQ 2020 2M

The state diagram of a sequence detector is shown below. State S_0 is the initial state of the sequence detector. If the output is 1, then




Fig. Q5.20.1

A. the sequence 01010 is detected.

B. the sequence 01011 is detected.

C. the sequence 01110 is detected.

D. the sequence 01001 is detected.

Q5.20.2 NAT 2020 2M

For the components in the sequential circuit shown below, t_{pd} is the propagation delay, t_{setup} is the setup time, and t_{hold} is the hold time. The maximum clock frequency (rounded off to the nearest integer), at which the given circuit can operate reliably, is

_____MHz.




Fig. Q5.20.2

Q5.19.1 NAT 2019 1M

In the circuit shown, the clock frequency, i.e., the frequency of the Clk signal, is 12 kHz. The frequency of the signal at Q_2 is

_____kHz.




Fig. Q5.19.1

Q5.19.2 MCQ 2019 2M

The state transition diagram for the circuit shown is






Fig. Q5.19.2


A.




B.



C.



D.



Q5.18.1 NAT 2018 2M

In the circuit shown below, a positive edge-triggered D Flip-Flop is used for sampling input data D_{in} using clock CK. The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for logic LOW levels. The data bit and clock periods are equal and the value of $\Delta T/T_{CK} = 0.15$, where the parameters ΔT and T_{CK} are shown in the figure. Assume that the Flip-Flop and the XOR gate are ideal.




Fig. Q5.18.1




Fig. Q5.18.1

If the probability of input data bit (D_{in}) transition in each clock period is 0.3, the average value (in volts, accurate to two decimal places) of the voltage at node X, is

_____.

Q5.18.2 NAT 2018 1M

A traffic signal cycles from GREEN to YELLOW, YELLOW to RED and RED to GREEN. In each cycle, GREEN is turned on for 70 seconds, YELLOW is turned on for 5 seconds and the RED is turned on for 75 seconds. This traffic light has to be implemented using a finite state machine (FSM). The only input to this FSM is a clock of 5 second period. The minimum number of flip-flops required to implement this FSM is

_____.

Q5.17.1 NAT 2017 2M

A 4-bit shift register circuit configured for right-shift operation, i.e. $D_{in} \rightarrow A$, $A \rightarrow B$, $B \rightarrow C$, $C \rightarrow D$, is shown. If the present state of the shift register is $ABCD = 1101$, the number of clock cycles required to reach the state $ABCD = 1111$ is

_____.




Fig. Q5.17.1

Q5.17.2 MCQ 2017 2M

A finite state machine (FSM) is implemented using the D flip-flops A and B, and logic gates, as shown in the figure below. The four possible states of the FSM are $Q_AQ_B = 00, 01, 10$, and 11.




Fig. Q5.17.2

Assume that X_{IN} is held at a constant logic level throughout the operation of the FSM. When the FSM is initialized to the state $Q_AQ_B = 00$ and clocked, after a few clock cycles, it starts cycling through

A. all of the four possible states if $X_{IN} = 1$

B. three of the four possible states if $X_{IN} = 0$

C. only two of the four possible states if $X_{IN} = 1$

D. only two of the four possible states if $X_{IN} = 0$

Q5.17.3 NAT 2017 2M

The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in the figure. The FSM has an input 'In' and an output 'Out'. The initial state of the FSM is S_0.




Fig. Q5.17.3

If the input sequence is 10101101001101, starting with the left-most bit, then the number of times 'Out' will be 1 is _____.

Q5.17.4 MCQ 2017 1M

In the latch circuit shown, the NAND gates have non-zero, but unequal propagation delays. The present input condition is: $P = Q =' 0'$. If the input condition is changed simultaneously to $P = Q =' 1'$, the outputs X and Y are




Fig. Q5.17.4

A. $X =' 1', Y =' 1'$

B. either $X =' 1', Y =' 0'$ or $X =' 0', Y =' 1'$

C. either $X =' 1', Y =' 1'$ or $X =' 0', Y =' 0'$

D. $X =' 0', Y =' 0'$

Q5.17.5 NAT 2017 1M

Consider the D-Latch shown in the figure, which is transparent when its clock input CK is high and has zero propagation delay. In the figure, the clock signal $CLK1$ has a 50% duty cycle and $CLK2$ is a one-fifth period delayed version of $CLK1$. The duty cycle at the output of the latch in percentage is _____.




Fig. Q5.17.5

Q5.16.1 MCQ 2016 2M

The state transition diagram for a finite state machine with states A, B and C, and binary inputs X, Y and Z, is shown in the figure.




Fig. Q5.16.1

Which one of the following statements is correct?

A. Transitions from State A are ambiguously defined.

B. Transitions from State B are ambiguously defined.

C. Transitions from State C are ambiguously defined.

D. All of the state transitions are defined unambiguously.

Q5.16.2 MCQ 2016 2M

For the circuit shown in the figure, the delay of the bubbled NAND gate is 2 ns and that of the counter is assumed to be zero.




Fig. Q5.16.2

If the clock (Clk) frequency is 1 GHz, then the counter behaves as a

A. mod-5 counter **B.** mod-6 counter
C. mod-7 counter **D.** mod-8 counter

Q5.16.3 NAT 2016 1M

Assume that all the digital gates in the circuit shown in the figure are ideal, the resistor $R = 10\ \text{k}\Omega$ and the supply voltage is 5 V. The D flip-flops D_1, D_2, D_3, D_4 and D_5 are initialized with logic values 0, 1, 0, 1 and 0, respectively. The clock has a 30% duty cycle.




Fig. Q5.16.3

The average power dissipated (in mW) in the resistor R is

_____.

Q5.15.1 MCQ 2015 2M

The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a




Fig. Q5.15.1

A. mod-2 counter **B.** mod-4 counter
C. mod-5 counter **D.** mod-6 counter

Q5.15.2 MCQ 2015 2M

A three bit pseudo random number generator is shown. Initially the value of output $Y \equiv Y_2Y_1Y_0$ is set to 111. The value of output Y after three clock cycles is




Fig. Q5.15.2

A. 000 **B.** 001 **C.** 010 **D.** 100

Q5.15.3 MCQ 2015 1M

The circuit shown consists of J-K flip-flops, each with an active low asynchronous reset ($\overline{R}_d$ input). The counter corresponding to this circuit is




Fig. Q5.15.3

A. a modulo-5 binary up counter

B. a modulo-6 binary down counter

C. a modulo-5 binary down counter

D. a modulo-6 binary up counter

Q5.15.4 NAT 2015 1M

A mod-n counter using a synchronous binary up-counter with synchronous clear input is shown in the figure. The value of n is

_____.




Fig. Q5.15.4

Q5.14.1 MCQ 2014 2M

The digital logic shown in the figure satisfies the given state diagram when Q1 is connected to input A of the XOR gate.




Fig. Q5.14.1




Fig. Q5.14.1

Suppose the XOR gate is replaced by an XNOR gate. Which one of the following options preserves the state diagram?

A. Input A is connected to $\overline{Q2}$

B. Input A is connected to $Q2$

C. Input A is connected to $\overline{Q1}$ and S is complemented

D. Input A is connected to $\overline{Q1}$

Q5.14.2 MCQ 2014 2M

The outputs of the two flip-flops Q1, Q2 in the figure shown are initialized to 0, 0. The sequence generated at Q1 upon application of clock signal is




Fig. Q5.14.2

A. 01110. . . **B.** 01010. . . **C.** 00110. . . **D.** 01100. . .

Q5.14.3 MCQ 2014 2M

In the circuit shown, choose the correct timing diagram of the output (y) from the given waveforms W1, W2, W3 and W4.




Fig. Q5.14.3




Fig. Q5.14.3

A. W1 **B.** W2 **C.** W3 **D.** W4

Q5.14.4 MCQ 2014 1M

The circuit shown in the figure is a




Fig. Q5.14.4

A. Toggle Flip Flop **B.** JK Flip Flop
C. SR Latch **D.** Master-Slave D Flip Flop

Q5.14.5 NAT 2014 1M

Five JK flip-flops are cascaded to form the circuit shown in Figure. Clock pulses at a frequency of 1 MHz are applied as shown. The frequency (in kHz) of the waveform at **Q3** is

_____.




Fig. Q5.14.5

Q5.12.1 MCQ 2012 2M

The state transition diagram for the logic circuit shown is








Fig. Q5.12.1

A.


B.


C.


D.


Q5.12.2 MCQ 2012 1M

Consider the given circuit.




Fig. Q5.12.2

In this circuit, the race around

A. does not occur

B. occurs when CLK = 0

C. occurs when CLK = 1 and A = B = 1

D. occurs when CLK = 1 and A = B = 0

Q5.11.1 MCQ 2011 2M

The output of a 3-stage Johnson (twisted-ring) counter is fed to a digital-to-analog (D/A) converter as shown in the figure below. Assume all states of the counter to be unset initially. The waveform which represents the D/A converter output V_o is








Fig. Q5.11.1

A.


B.


C.


D.


Q5.11.2 MCQ 2011 2M

Two D flip-flops are connected as a synchronous counter that goes through the following Q_BQ_A sequence $00 \rightarrow 11 \rightarrow 01 \rightarrow 10 \rightarrow 00 \rightarrow \cdots$

The connections to the inputs D_A and D_B are

A. $D_A = Q_B, D_B = Q_A$

B. $D_A = \overline{Q}_A, D_B = \overline{Q}_B$

C. $D_A = (Q_A\overline{Q}_B + \overline{Q}_AQ_B), D_B = Q_A$

D. $D_A = (Q_AQ_B + \overline{Q}_A\overline{Q}_B), D_B = \overline{Q}_B$

Q5.11.3 MCQ 2011 1M

When the output Y in the circuit below is "1", it implies that data has




Fig. Q5.11.3

A. changed from "0" to "1"

B. changed from "1" to "0"

C. changed in either direction

D. not changed

Q5.10.1 MCQ 2010 2M

Assuming that all flip-flops are in reset condition initially, the count sequence observed at Q_A in the circuit shown is




Fig. Q5.10.1

A. 0010111. . .
B. 0001011. . .
C. 0101111. . .
D. 0110100. . .

Q5.09.1 MCQ 2009 2M

What are the counting states (Q_1, Q_2) for the counter shown in the figure below ?




Fig. Q5.09.1

A. 11, 10, 00, 11, 10,. . .
B. 01, 10, 11, 00, 01,. . .
C. 00, 11, 01, 10, 00,. . .
D. 01, 10, 00, 01, 10,. . .

Q5.09.2 MCQ 2009 2M

Refer to the NAND and NOR latches shown in the figure. The inputs (P_1, P_2) for both the latches are first made $(0, 1)$ and then, after a few seconds, made $(1, 1)$. The corresponding stable outputs (Q_1, Q_2) are




Fig. Q5.09.2

A. NAND: first $(0, 1)$ then $(0, 1)$
NOR: first $(1, 0)$ then $(0, 0)$

B. NAND: first $(1, 0)$ then $(1, 0)$
NOR: first $(1, 0)$ then $(1, 0)$

C. NAND: first $(1, 0)$ then $(1, 0)$
NOR: first $(1, 0)$ then $(0, 0)$

D. NAND: first $(1, 0)$ then $(1, 1)$
NOR: first $(0, 1)$ then $(0, 1)$

Q5.08.1 MCQ 2008 2M

For the circuit shown in the figure, D has a transition from 0 to 1 after CLK changes from 1 to 0. Assume gate delays to be negligible.




Fig. Q5.08.1

Which of the following statements is true?

A. Q goes to 1 at the CLK transition and stays at 1.

B. Q goes to 0 at the CLK transition and stays at 0.

C. Q goes to 1 at the CLK transition and goes to 0 when D goes to 1.

D. Q goes to 0 at the CLK transition and goes to 1 when D goes to 1.

Q5.08.2 MCQ 2008 2M

For each of the positive edge-triggered $J - K$ flip flop used in the following figure, the propagation delay is Δt.






Fig. Q5.08.2

Which of the following wave forms correctly represents the output at Q_1 ?


A.




B.



C.



D.



Q5.07.1 MCQ 2007 2M

For the circuit shown, the counter state (Q_1Q_0) follows the sequence




Fig. Q5.07.1

A. 00, 01, 10, 11, 00 . . .
B. 00, 01, 10, 00, 01 . . .
C. 00, 01, 11, 00, 01 . . .
D. 00, 10, 11, 00, 10 . . .

Q5.07.2 MCQ 2007 2M

The following binary values were applied to the X and Y inputs of the NAND latch shown in the figure in the sequence indicated below:

$$X = 0, Y = 1; \quad X = 0, Y = 0; \quad X = 1, Y = 1.$$

The corresponding stable P, Q outputs will be




Fig. Q5.07.2

A. $P = 1, Q = 0$; $P = 1, Q = 0$;
$P = 1, Q = 0$ or $P = 0, Q = 1$

B. $P = 1, Q = 0$; $P = 0, Q = 1$ or $P = 0, Q = 1$;
$P = 0, Q = 1$

C. $P = 1, Q = 0$; $P = 1, Q = 1$;
$P = 1, Q = 0$ or $P = 0, Q = 1$

D. $P = 1, Q = 0$; $P = 1, Q = 1$; $P = 1, Q = 1$

Q5.06.1 MCQ 2006 2M

For the circuit shown in figures below, two 4-bit parallel-in serial-out shift registers loaded with the data shown are used to feed the data to a full adder. Initially, all the flip-flops are in clear state. After applying two clock pulse, the output of the full-adder should be




Fig. Q5.06.1

A. $S = 0, C_0 = 0$
B. $S = 0, C_0 = 1$
C. $S = 1, C_0 = 0$
D. $S = 1, C_0 = 1$

Q5.06.2 MCQ 2006 2M

Two D-flip-flops, as shown below, are to be connected as a synchronous counter that goes through the following Q_1Q_0 sequence

$$00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00 \rightarrow \cdots\cdots$$

The inputs D_0 and D_1 respectively should be connected as




Fig. Q5.06.2

A. $\overline{Q}_1$ and Q_0
B. $\overline{Q}_0$ and Q_1
C. $\overline{Q}_1Q_0$ and $\overline{Q}_1Q_0$
D. $\overline{Q}_1\overline{Q}_0$ and Q_1Q_0

Q5.05.1 MCQ 2005 2M

The present output Q_n of an edge triggered JK flip-flop is logic 0. If $J = 1$, then Q_{n+1}

A. cannot be determined
B. will be logic 0
C. will be logic 1
D. will race around

Q5.05.2 MCQ 2005 2M

The given figure shows a ripple counter using positive edge triggered flip-flops. If the present state of the counter is $Q_2Q_1Q_0 = 011$ then its next state $Q_2Q_1Q_0$ will be




Fig. Q5.05.2

A. 010 **B.** 111 **C.** 100 **D.** 101

Q5.04.1 MCQ 2004 1M

A master slave flip-flop has the characteristic that

A. change in the input immediately reflected in the output

B. change in the output occurs when the state of the master is affected

C. change in the output occurs when the state of the slave is affected

D. both the master and the slave states are affected at the same time

Q5.04.2 MCQ 2004 1M

Choose the correct one from among the alternatives A, B, C, D after matching an item from Group 1 with the most appropriate item in Group 2.

Group 1	Group 2
P. Shift register	1. Frequency division
Q. Counter	2. Addressing in memory chips
R. Decoder	3. Serial to parallel data conversion

A. P - 3 Q - 2 R - 1 **B.** P - 3 Q - 1 R - 2
C. P - 2 Q - 1 R - 3 **D.** P - 1 Q - 3 R - 2

Q5.04.3 MCQ 2004 2M

In the modulo-6 ripple counter shown in Figure, the output of the 2-input gate is used to clear the J-K flip-flops.




Fig. Q5.04.3

The 2-input gate is:

A. a NAND gate
B. a NOR gate
C. an OR gate
D. an AND gate

Q5.03.1 MCQ 2003 2M

A 4 bit ripple counter and a 4 bit synchronous counter are made using flip-flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then

A. $R = 10$ ns, $S = 40$ ns
B. $R = 40$ ns, $S = 10$ ns
C. $R = 10$ ns, $S = 30$ ns
D. $R = 30$ ns, $S = 10$ ns

Q5.03.2 MCQ 2003 1M

A 0 to 6 counter consists of 3 flip flops and a combination circuit of 2 input gate(s). The combination circuit consists of

A. one AND gate
B. one OR gate
C. one AND gate and one OR gate
D. two AND gates

Common Data Questions

The next 3 questions share the data below.

Statement for Linked Answer Questions Q5.02.1 , Q5.02.2 & Q5.02.3(Total 5 Marks):

It is required to design a binary mod-5 synchronous counter using AB flip-flops such that the output $Q_2Q_1Q_0$ changes as 000 → 001 → 010 . . . and so on. The excitation table for the AB flip-flop is given below.

A	B	Q_{n+1}
0	0	1
0	1	$\overline{Q}_n$
1	0	Q_n
1	1	0




Fig. Q5.03.2

Q5.02.1 NAT 2002

Write down the state table for the mod-5 counter.

Q5.02.2 NAT 2002

Obtain simplified SOP expressions for the inputs A_2, B_2, A_1, B_1, A_0 and B_0 in terms of Q_2, Q_1, Q_0 and their complements.

Q5.02.3 NAT 2002

Hence, complete the circuit diagram for the mod-5 counter using minimum number of 2-input NAND-gates only.

Q5.02.4 MCQ 2002 2M

The circuit in Figure has two CMOS NOR gates. This circuit functions as a:




Fig. Q5.02.4

A. flip flop

B. Schmitt trigger

C. Monostable multivibrator

D. Astable multivibrator

Q5.01.1 MCQ 2001 2M

The digital block in figure is realized using two positive edge triggered D-flip-flops. Assume that for $t < t_0$, $Q_1 = Q_2 = 0$. The circuit in the digital block is given by:






Fig. Q5.01.1


A.




B.



C.



D.



Q5.01.2 MCQ 2001 1M

Consider the following two statements:
Statement 1: Astable multi-vibrator can be used for generating square wave.
Statement 2: Bistable multi-vibrator can be used for storing binary information.

A. Only statement 1 is correct

B. Only statement 2 is correct

C. Both the statements 1 and 2 are correct

D. Both the statements 1 and 2 are incorrect

Q5.01.3 MCQ 2001 1M

For the ring oscillator shown in Figure the propagation delay of each inverter is 100 pico second. What is the fundamental frequency of the oscillator output?




Fig. Q5.01.3

A. 10 MHz **B.** 100 MHz **C.** 1 GHz **D.** 2 GHz

Q5.00.1 MCQ 2000 2M

In Figure, the J and K inputs of all the four Flip-Flops are made high. The frequency of the signal at output Y is




Fig. Q5.00.1

A. 0.833 KHz **B.** 1.0 KHz **C.** 0.91 KHz **D.** 0.77 KHz

Q5.00.2 MCQ 2000 2M

A sequential circuit using D flip-flop and logic gates is shown in Figure, where X and Y are the inputs and Z is the output. The circuit is




Fig. Q5.00.2

A. $S-R$ Flip-Flop with inputs $X=R$ and $Y=S$

B. $S-R$ Flip-Flop with inputs $X=S$ and $Y=R$

C. $J-K$ Flip-Flop with inputs $X=J$ and $Y=K$

D. $J-K$ Flip-Flop with inputs $X=K$ and $Y=J$

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q5.99.1 and Q5.99.2 (Total 5 Marks):

The circuit diagram of a synchronous counter is shown in Fig.P11. Determine the sequence of states of the counter assuming that the initial state is '000'. Give your answer in a tabular form showing the present state $Q_{A(n)}, Q_{B(n)}, Q_{C(n)}$, $J-K$ inputs (J_A, K_A, J_B, J_C, K) and the next state $Q_{A(n+1)}, Q_{B(n+1)}, Q_{C(n+1)}$. From the table, determine the modulus of the counter.




Fig. Q5.00.2

Q5.99.1 NAT 1999

For this counter, the feedback connection is $J_A = \overline{Q}_B$.

Give your answer in a tabular form showing the present state $Q_{A(n)}, Q_{B(n)}, Q_{C(n)}$, $J-K$ inputs (J_A, K_A, J_B, J_C, K) and the next state $Q_{A(n+1)}, Q_{B(n+1)}, Q_{C(n+1)}$.

Q5.99.2 NAT 1999

From the table, determine the modulus of the counter.

Q5.99.3 MCQ 1999 2M

The ripple counter shown in Fig.P2.12 works as a




Fig. Q5.99.3


A. mod - 3 up counter **B.** mod - 5 up counter
C. mod - 3 down counter **D.** mod - 5 down counter

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q5.98.1 and Q5.98.2 (Total 5 Marks):

The mod-5 counter shown in figure counts through states $Q_2Q_1Q_0 = 000, 001, 010, 011$ and 100



Assume the propagation delays of flip-flop and AND gate to be t_F and t_A respectively.

Q5.98.1 NAT 1998

Will the counter lockout if it happen to be in any one of the unused states?

Q5.98.2 NAT 1998

Find the maximum rate at which the counter will operate satisfactorily.

Q5.98.3 MCQ 1998 2M

figure shows a mod-K counter, here K is equal to




Fig. Q5.98.3

A. 1 **B.** 2 **C.** 3 **D.** 4

Q5.98.4 MCQ 1998 2M

In figure, $A = 1$ and $B = 1$, the input B is now replaced by a sequence 101010 . . . the outputs x and y will be




Fig. Q5.98.4

A. fixed at 0 and 1, respectively

B. $x = 1010\ldots$ while $y = 0101\ldots$

C. $x = 1010\ldots$ and $y = 0101\ldots$

D. fixed at 1 and 0, respectively

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q5.97.1 and Q5.97.2 (Total 5 Marks):

A sequence generator is shown in the figure is The counter status (Q_0, Q_1, Q_2) is initialised to 010 using preset/clear inputs.




Fig. Q5.98.4

The clock has a period of 50 ns and transitions take place at the rising clock edge.

Q5.97.1 NAT 1997

Give the sequence generate at Q_0 till it repeats.

Q5.97.2 NAT 1997

What is the repetition rate of the generated sequence (in MHz)?

Q5.97.3 MCQ 1997 2M

In a $J - K$ flip-flop we have $J = \overline{Q}$ and $K = 1$. Assuming the flip flop was initially cleared and then clocked for 6 pulses, the sequence at the Q output will be




Fig. Q5.97.3

A. 010000 **B.** 011001 **C.** 010010 **D.** 010101

Q5.96.1 MCQ 1996 1M

A pulse train can be delayed by a finite number of clock periods using

A. a serial-in serial-out shift register

B. a serial-in parallel-out shift register

C. a parallel-in serial-out shift register

D. a parallel-in parallel-out shift register

Q5.95.1 MCQ 1995 1M

A switch-tail ring counter is made by using a single D flip-flop. The resulting circuit is a

A. SR flip-flop **B.** JK flip-flop
C. D flip-flop **D.** T flip-flop

Q5.94.1 Descriptive 1994 1M

A 2 μsec pulse can be streched into a 10 m sec pulse by using a _____ circuit.

Q5.94.2 Descriptive 1994 1M

Synchronous counters are _____ than the ripple counters.

Q5.94.3 NAT 1994 1M

A ring oscillator consisting of 5 inverters is runnig at a frequency of 1.0 MHz. The propagation delay per gate is _____n sec.

Q5.94.4 MCQ 1994 1M

Data can be changed from spatial code to temporal code and vice-versa by using

A. ADCs and DACs

B. shift-registers

C. synchronous counters

D. timers

Q5.92.1 MCQ 1992 1M

The initial contents of the 4-bit serial-in-parallel-out, right-shift, Shift. Register shown in given figure is 0110. After three clock pulses are applied, the contents of the Shift Register will be




Fig. Q5.92.1

A. 0000 **B.** 0101 **C.** 1010 **D.** 1111

Q5.91.1 Descriptive 1991 1M

An S-R FLIP-FLOP can be converted into a T FLIP FLOP by connecting _____ to Q and _____ to $\overline{Q}$.

Q5.90.1 MCQ 1990 1M

A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 50ns, the maximum clock frequency that can be used is equal to:

A. 20 MHz **B.** 10 MHz **C.** 5 MHz **D.** 4 MHz

Q5.88.1 NAT 1988 8M

The circuit shown below uses TTL flip-flops. The flip-flops are triggered at the negative transitions of the clock. It is desired that when $M = 1$ the circuit should function as an up-counter (in 8421 BCD) and when $M = 0$, as a down-counter. Design the combinational circuit interposed between the flip-flops so that the circuit works as desired. (i.e. find F as a function of $Q, \overline{Q}, M, \overline{M}$).




Fig. Q5.88.1

Q5.88.2 NAT 1988 8M

For the circuit shown in the plain figure, sketch V_0 against time. Assume that all flip-flops are reset to zero before the clock is applied.




Fig. Q5.88.2

Q5.88.3 MCQ 1988 1M

The circuit given below is a




Fig. Q5.88.3

A. J-K Flip-flop
B. Johnson's counter
C. R-S latch
D. None of above

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q5.87.1 and Q5.87.2 (Total 8 Marks):

A 2-input up/down synchronous counter using two toggle flip-flops is shown in plain figure. The counter's sequence is to be controlled by the input M as follows: For $M = 1$, sequence of Q_1, Q_0 is ..00, 01, 10, 11, 00, 01..... For $M = 0$, sequence of Q_1, Q_0 is ..00, 11, 10, 01, 00, 11.....




Fig. Q5.88.3

Q5.87.1 NAT 1987

Design the necessary feedback logic for T_1 and T_0.

Q5.87.2 NAT 1987

Realize the feedback logic using inverters and 4-input multiplexers only. Use Q_1 and Q_0 as the control inputs of the multiplexer with Q_1 as the MSB.

Q5.87.3 MSQ 1987 1M

Choose the correct statements relating to the circuit of plain figure




Fig. Q5.87.3

A. For $V_i = -2\text{V}$, $P = 0$

B. For $V_i = +3\text{V}$, $P = 0$

C. For $V_i = 0\text{V}$, $P = 0$ always

D. For $V_i = 0\text{V}$, P can be either 0 or 1.

Q5.87.4 MCQ 1987 1M

A ripple counter using negative edge-triggered D-flip flops is shown in plain figure. The flip-flops are cleared to '0' by a '0' at the R input. The feedback logic is to be designed to obtain the count sequence shown in the same figure. The correct feedback logic is:




Fig. Q5.87.4




Fig. Q5.87.4

A. $F = \overline{Q_2\, Q_1\, \overline{Q_0}}$
B. $F = Q_2\, \overline{Q_1}\, \overline{Q_0}$
C. $F = \overline{Q_2}\, \overline{Q_1}\, Q_0$
D. $F = \overline{Q_2}\, \overline{Q_1}\, \overline{Q_0}$

Answer Key

Note: * descriptive/evidence-based, no single definitive answer.

Q5.26.1 A	Q5.26.2 4.9 to 5.0	Q5.26.3 B
Q5.25.1 A	Q5.25.2 200	Q5.24.1 B
Q5.23.1 250 or 500	Q5.23.2 2	Q5.23.3 A
Q5.22.1 A	Q5.22.2 A,C	Q5.21.1 5 to 5
Q5.20.1 A	Q5.20.2 76 to 77	Q5.19.1 4
Q5.19.2 C	Q5.18.1 0.82 to 0.86	Q5.18.2 5 to 5

Q5.17.1 10 to 10	Q5.17.2 D	Q5.17.3 4 to 4
Q5.17.4 B	Q5.17.5 29.9 to 30.0	Q5.16.1 C
Q5.16.2 D	Q5.16.3 1.45 to 1.55	Q5.15.1 C
Q5.15.2 D	Q5.15.3 A	Q5.15.4 7
Q5.14.1 D	Q5.14.2 D	Q5.14.3 C
Q5.14.4 D	Q5.14.5 62.4 to 62.6	Q5.12.1 D

Q5.12.2 A	Q5.11.1 A	Q5.11.2 D
Q5.11.3 A	Q5.10.1 D	Q5.09.1 A
Q5.09.2 C	Q5.08.1 C	Q5.08.2 B
Q5.07.1 B	Q5.07.2 C	Q5.06.1 D
Q5.06.2 A	Q5.05.1 C	Q5.05.2 C
Q5.04.1 C	Q5.04.2 B	Q5.04.3 C

Q5.03.1 B	Q5.03.2 D	Q5.02.1 *
Q5.02.2 *	Q5.02.3 *	Q5.02.4 C
Q5.01.1 C	Q5.01.2 C	Q5.01.3 C
Q5.00.1 B	Q5.00.2 D	Q5.99.1 *
Q5.99.2 6	Q5.99.3 D	Q5.98.1 *
Q5.98.2 *	Q5.98.3 C	Q5.98.4 A
Q5.97.1 *	Q5.97.2 4	Q5.97.3 D
Q5.96.1 A	Q5.95.1 D	Q5.94.1 monostable multivibrator
Q5.94.2 faster	Q5.94.3 100	Q5.94.4 B
Q5.92.1 C	Q5.91.1 R, S	Q5.90.1 C
Q5.88.1 *	Q5.88.2 *	Q5.88.3 C
Q5.87.1 *	Q5.87.2 *	Q5.87.3 B,D
Q5.87.4 A		

UNIT

VI

ADC & DAC

Topics

1. Introduction to DAC — Weighted Resistor and R-2R Ladder Type
2. Introduction to ADC — Counter Type
3. SAR Type ADC
4. Flash Type ADC
5. Single Slope and Dual Slope ADC
6. Sample and Hold Operation in ADC

PrepFusion

Unit Snapshot*

Stream: EC	**Questions:** 38	**MCQ:** 21	**MSQ:** 1	**NAT:** 14
1M: 13	**2M:** 17	**Descriptive:** 8	**Avg Weightage** ~1M	**Range:** 0M(2015)–3M(2025)

**See preface for how Avg Weightage and Range are calculated.*

Q6.25.1 MCQ 2025 2M

A 10-bit analog-to-digital converter (ADC) has a sampling frequency of 1 MHz and a full scale voltage of 3.3 V.
For an input sinusoidal signal with frequency 500 kHz, the maximum SNR (in dB, *rounded off to two decimal places*) and the data rate (in Mbps) at the output of the ADC are _____, respectively.

A. 61.96 and 10 **B.** 61.96 and 5
C. 33.36 and 10 **D.** 33.36 and 5

Q6.25.2 NAT 2025 1M

A 4-bit weighted-resistor DAC with inputs b_3, b_2, b_1, and b_0 (MSB to LSB) is designed using an ideal opamp, as shown below. The switches are closed when the corresponding input bits are logic '1' and open otherwise.
When the input $b_3b_2b_1b_0$ changes from 1110 to 1101, the magnitude of the change in the output voltage V_O (in mV, *rounded off to the nearest integer*) is _____ respectively.




Fig. Q6.25.2

Q6.24.1 MCQ 2024 2M

A full scale sinusoidal signal is applied to a 10-bit ADC. The fundamental signal component in the ADC output has a normalized power of 1 W, and the total noise and distortion normalized power is 10 μW. The effective number of bits (*rounded off to the nearest integer*) of the ADC is _____.

A. 7 **B.** 8 **C.** 9 **D.** 10

Q6.23.1 NAT 2023 1M

The signal-to-noise ratio (SNR) of an ADC with a full-scale sinusoidal input is given to be 61.96 dB. The resolution of the ADC is _____ bits (*rounded off to the nearest integer*).

Q6.21.1 NAT 2021 1M

An 8-bit unipolar (all analog output values are positive) digital-to-analog converter (DAC) has a full-scale voltage range from 0 V to 7.68 V. If the digital input code is 10010110 (the leftmost bit is MSB), then the analog output voltage of the DAC (rounded off to one decimal place) is _____V.

Q6.20.1 NAT 2020 1M

A 10-bit D/A converter is calibrated over the full range from 0 to 10 V. If the input to the D/A converter is 13A (in hex), the output (rounded off to three decimal places) is _____ V.

Q6.16.1 MCQ 2016 2M

In an N bit flash ADC, the analog voltage is fed simultaneously to $2^N - 1$ comparators. The output of the comparators is then encoded to a binary format using digital circuits. Assume that the analog voltage source V_{in} (whose output is being converted to digital format) has a source resistance of 75 Ω as shown in the circuit diagram below and the input capacitance of each comparator is 8 pF. The input must settle to an accuracy of 1/2 LSB even for a full scale input change for proper conversion. Assume that the time taken by the thermometer to binary encoder is negligible.




Fig. Q6.16.1

If the flash ADC has 8 bit resolution, which one of the following alternatives is closest to the maximum sampling rate ?

A. 1 megasamples per second
B. 6 megasamples per second
C. 64 megasamples per second
D. 256 megasamples per second

Q6.15.1 NAT 2015 1M

Consider a four bit D to A converter. The analog value corresponding to digital signals of values 0000 and 0001 are 0 V and 0.0625 V respectively. The analog value (in Volts) corresponding to the digital signal 1111 is

_____.

Q6.14.1 NAT 2014 1M

An analog voltage in the range 0 to 8 V is divided in 16 equal intervals for conversion to 4-bit digital output. The maximum quantization error (in V) is

_____.

Common Data Questions


The next 2 questions share the data below.

Statement for Linked Answer Questions Q6.08.1 and Q6.08.2:

In the following circuit, the comparator output is logic "1" if $V_1 > V_2$ and is logic "0" otherwise. The D/A conversion is done as per the relation,

$$V_{DAC} = \sum_{n=0}^{3} 2^{n-1} b_n \text{ Volts}$$

where b_3(MSB),b_2,b_1 and b_0 (LSB) are the counter outputs. The counter starts from the clear state.



Q6.08.1 MCQ 2008 2M

The stable reading of the LED displays is

A. 06 **B.** 07 **C.** 12 **D.** 13

Q6.08.2 MCQ 2008 2M

The magnitude of the error between V_{DAC} and V_{in} at steady state in volts is

A. 0.2 **B.** 0.3 **C.** 0.5 **D.** 1.0


Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q6.07.1 &

Q6.07.2:

In the Digital-to-Analog converter circuit shown in the figure below, $V_R = 10$ V and $R = 10$ kΩ.



Q6.07.1 MCQ 2007 2M

The current i is

A. 31.25 μA **B.** 62.5 μA **C.** 125 μA **D.** 250 μA

Q6.07.2 MCQ 2007 2M

For the DAC circuit above, with $V_R = 10$ V and $R = 10$ kΩ, the voltage V_o is

A. −0.781 V **B.** −1.562 V **C.** −3.125 V **D.** −6.250 V

Q6.06.1 MCQ 2006 2M

A 4-bit D/A converter is connected to a free-running 3-bit UP counter, as shown in the following figure. Which of the following waveforms will be observed at V_0 ?






Fig. Q6.06.1

In the figure shown above, the ground has been shown by the symbol ∇


A.




B.



C.



D.



Q6.04.1 MCQ 2004 1M

A digital system is required to amplify a binary-encoded audio signal. The user should be able to control the gain of the amplifier from a minimum to a maximum in 100 increments. The minimum number of bits required to encode, in straight binary is

A. 8 **B.** 6 **C.** 5 **D.** 7

Q6.03.1 MCQ 2003 2M

The circuit shown in figure is a 4-bit DAC The input bits 0 and 1 are represented by 0 and 5 V respectively. The OP AMP is ideal, but all the resistances and the 5V inputs have a tolerance of ±10%. The specification (rounded to the nearest multiple of 5%) for the tolerance of the DAC is




Fig. Q6.03.1

A. ±35% **B.** ±20% **C.** ±10% **D.** ±5%

Q6.03.2 MCQ 2003 1M

The minimum number of comparators required to build an 8 bit flash ADC is

A. 8 **B.** 63 **C.** 255 **D.** 256

Q6.02.1 MCQ 2002 1M

The number of comparators required in a 3-bit comparator type ADC is

A. 2 **B.** 3 **C.** 7 **D.** 8

Common Data Questions

The next 3 questions share the data below.

Statement for Linked Answer Questions Q6.01.1, Q6.01.2 and Q6.01.3 (Total 5 Marks):

A monochrome video signal that ranges from 0 to 8 V, is digitized using an 8-bit ADC.

Q6.01.1 NAT 2001

Determine the resolution of the ADC in V/bit, taken as the width of one of the $2^8 = 256$ equal quantization intervals of the 0 to 8 V input range (give the answer to five decimal places).

Q6.01.2 NAT 2001

Calculate the mean squared quantization error.

Q6.01.3 NAT 2001

Suppose the ADC is counter controlled. The counter is up count and positive edge triggered with clock frequency 1 MHz. What is the time taken in seconds to get a digital equivalent of 1.59 V?

Q6.00.1 MCQ 2000 2M

For the 4 bit DAC shown in Figure, the output voltage v_o is




Fig. Q6.00.1

A. 10 V **B.** 5 V **C.** 4 V **D.** 8 V

Q6.00.2 MCQ 2000 1M

The number of comparators in a 4 bit flash ADC is

A. 4 **B.** 5 **C.** 15 **D.** 16

Q6.00.3 MCQ 2000 1M

An 8 bit successive approximation analog to digital converter has full scale reading of 2.55 V and its conversion time for an analog input of 1 V is 20 μs. The conversion for a 2 V input will be

A. 10 μs **B.** 20 μs **C.** 40 μs **D.** 50 μs

Q6.99.1 MCQ 1999 1M

The resolution of a 4-bit counting ADC is 0.5 volts. For an analog input of 6.6 volts, the digital output of the ADC will be

A. 1011 **B.** 1101 **C.** 1100 **D.** 1110

Q6.98.1 MCQ 1998 2M

The advantage of using a dual slope ADC in a digital voltmeter is that

A. its conversion time is small

B. its accuracy is high

C. it gives output in BCD format

D. it does not require a comparator

Q6.98.2 MCQ 1998 2M

The current I through resistance r in the circuit shown in figure is




Fig. Q6.98.2

A. $\frac{-V}{12R}$ **B.** $\frac{V}{12R}$ **C.** $\frac{V}{6R}$ **D.** $\frac{V}{3R}$

Q6.96.1 MCQ 1996 2M

A 10-bit ADC with a full scale output voltage of 10.24 V is designed to have a $\pm$ LSB/2 accuracy. If the ADC is calibrated at 25°C and the operating temperature ranges from 0°C to 50°C, then the maximum net temperature coefficient of the ADC should not exceed

A. $\pm 200\ \mu V/°C$ **B.** $\pm 400\ \mu V/°C$
C. $\pm 600\ \mu V/°C$ **D.** $\pm 800\ \mu V/°C$

Q6.96.2 MCQ 1996 1M

A 12-bit ADC is operating with a 1 μsec clock period and the total conversion time is seen to be 14 μsecs. The ADC must be of the

A. flash type

B. counting type

C. intergrating type

D. successive approximation type

Q6.95.1 Descriptive 1995 3M

In each of the following questions, match each of the items, A, B and C with an appropriate item from 1, 2, 3, 4 and 5.
For an ADC, match the following

(A) Flash converter	(1) requires a conversion time of the order of a few seconds
(B) Dual slope converter	(2) requires a digital-to-analog converter
(C) Successive approximation converter	(3) minimizes the effect of power supply interference
	(4) requires a very complex hardware
	(5) is a tracking A/D converter

Q6.94.1 Descriptive 1994 2M

In each of the following questions match each of the items A, B and C with an appropriate option from 1, 2, 3, 4 and 5.

Type of ADC	Maximum conversion for 8 bit ADC in clock cycles.
(A) Successive approximation	(1) 1
(B) Dual-slope	(2) 8
(C) Parallel Comparator	(3) 16
	(4) 256
	(5) 512

Q6.92.1 MSQ 1992 2M

Dual-slope integration type Analog-to-digital converters provide

☐ **A.** higher speeds compared to all other types of A/D converters

☐ **B.** very good accuracy without putting extreme requirements on component stability

☐ **C.** good rejection of power supply hum

☐ **D.** better resolution compared to all other types of A/D converters for the same number of bits.


Q6.91.1 NAT 1991 2M

A signal has frequency components from 300 Hz to 1.8 kHz. The minimum possible rate at which the signal has to be sampled is


_____kHz

Q6.90.1 MCQ 1990 2M


Which of the resistance networks of figure can be used as 3 bit R-2R ladder DAC. Assume V_0 corresponds to LSB.



(i)



(ii)



(iii)

A. Both (i) and (ii)

B. Both (i) and (iii)

C. Only (iii)


D. Only (ii)

Common Data Questions

The next 4 questions share the data below.

Statement for Linked Answer Questions Q6.87.1, Q6.87.2, Q6.87.3 and Q6.87.4 (Total 8 Marks):

The circuit diagram of a 2 bit A to D converter is shown in figure below. The combinational logic is to be designed to provide a natural binary representation using D_1 and D_0 for the analog input V_i. D_1 is to be the most significant bit.



Q6.87.1 NAT 1987

Draw the Karnaugh maps for D_1 and D_0 in terms of C_2, C_1 and C_0

Q6.87.2 NAT 1987

Obtain the minimal sum of products expressions for D_1 and D_0.

Q6.87.3 NAT 1987

Realize the logic for D_1 and D_0 using 2-input NAND gates only.

Q6.87.4 NAT 1987

Find the resolution of the A to D converter.

Answer Key

Note: * descriptive/evidence-based, no single definitive answer.

Q6.25.1 A	Q6.25.2 250	Q6.24.1 B
Q6.23.1 10	Q6.21.1 4.5 to 4.5	Q6.20.1 3.050 to 3.080
Q6.16.1 A	Q6.15.1 0.93 to 0.94	Q6.14.1 0.24 to 0.26
Q6.08.1 D	Q6.08.2 B	Q6.07.1 B
Q6.07.2 C	Q6.06.1 B	Q6.04.1 D
Q6.03.1 A	Q6.03.2 C	Q6.02.1 C
Q6.01.1 0.03125	Q6.01.2 *	Q6.01.3 *
Q6.00.1 B	Q6.00.2 C	Q6.00.3 B
Q6.99.1 D	Q6.98.1 B	Q6.98.2 B
Q6.96.1 A	Q6.96.2 D	Q6.95.1 A-4, B-3, C-2
Q6.94.1 A-2, B-5, C-1	Q6.92.1 B,C	Q6.91.1 3.6
Q6.90.1 C	Q6.87.1 *	Q6.87.2 *
Q6.87.3 *	Q6.87.4 *	

UNIT

VII

Logic Families and Semiconductor Memories

Topics

1. Logic Gate Implementation Using CMOS
2. Characteristics of Logic Families
3. Hazards in Combinational Circuits
4. Programmable Logic Devices (PLD, PLA, PAL)
5. ROM, SRAM and DRAM

PrepFusion

Unit Snapshot*

Stream: EC	**Questions:** 49	**MCQ:** 37	**MSQ:** 2	**NAT:** 7
1M: 27	**2M:** 21	**Descriptive:** 1	**Avg Weightage** ~2M	**Range:** 0M(2016)–3M(2018)

**See preface for how Avg Weightage and Range are calculated.*

Q7.26.1 MCQ 2026 1M

In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output.




Fig. Q7.26.1

Which of the following logic operations is realized by the circuit?

A. NOR **B.** OR

C. XOR **D.** AND

Q7.21.1 MCQ 2021 1M

Addressing of a 32K×16 memory is realized using a single decoder. The minimum number of AND gates required for the decoder is

A. 2^8 **B.** 2^{32} **C.** 2^{15} **D.** 2^{19}

Q7.19.1 MCQ 2019 1M

In the circuit shown, what are the values of F for $EN = 0$ and $EN = 1$, respectively?




Fig. Q7.19.1

A. 0 and D **B.** Hi-Z and D

C. 0 and 1 **D.** Hi-Z and $\overline{D}$

Q7.19.2 MCQ 2019 1M

In the circuit shown, A and B are the inputs and F is the output. What is the functionality of the circuit?




Fig. Q7.19.2

A. Latch **B.** XNOR **C.** SRAM Cell **D.** XOR

Q7.18.1 MCQ 2018 2M

A 2×2 ROM array is built with the help of diodes as shown in the circuit below. Here $W0$ and $W1$ are signals that select the word lines and $B0$ and $B1$ are signals that are output of the sense amps based on the stored data corresponding to the bit lines during the read operation.




Fig. Q7.18.1

	B_0	B_1
W_0	D_{00}	D_{01}
W_1	D_{10}	D_{11}

Bits stored in the ROM Array

During the read operation, the selected word line goes high and the other word line is in a high impedance state. As per the implementation shown in the circuit diagram above, what are the bits corresponding to D_{ij} (where $i = 0$ or 1 and $j = 0$ or 1) stored in the ROM?

A. $\begin{bmatrix}1 & 0\\0 & 1\end{bmatrix}$ **B.** $\begin{bmatrix}0 & 1\\1 & 0\end{bmatrix}$ **C.** $\begin{bmatrix}1 & 0\\1 & 0\end{bmatrix}$ **D.** $\begin{bmatrix}1 & 1\\0 & 0\end{bmatrix}$

Q7.18.2 MCQ 2018 1M

The logic function $f(X, Y)$ realized by the given circuit-




Fig. Q7.18.2

A. NOR **B.** AND **C.** NAND **D.** XOR

Q7.17.1 MCQ 2017 2M

A programmable logic array (PLA) is shown in the figure.




Fig. Q7.17.1

The Boolean function F implemented is

A. $\overline{P}\,\overline{Q}\,R + \overline{P}QR + P\overline{Q}\,\overline{R}$

B. $(\overline{P} + \overline{Q} + R)(\overline{P} + Q + R)(P + \overline{Q} + \overline{R})$

C. $\overline{P}\,\overline{Q}\,R + \overline{P}QR + P\overline{Q}R$

D. $(\overline{P} + \overline{Q} + R)(\overline{P} + Q + R)(P + \overline{Q} + R)$

Q7.17.2 MCQ 2017 1M

For the circuit shown in the figure, P and Q are the inputs and Y is the output.




Fig. Q7.17.2

The logic implemented by the circuit is

A. XNOR **B.** XOR **C.** NOR **D.** OR

Q7.17.3 MCQ 2017 1M

In a DRAM,

A. periodic refreshing is not required

B. information is stored in a capacitor

C. information is stored in a latch

D. both read and write operations can be performed simultaneously

Q7.16.1 MCQ 2016 1M

The logic functionality realized by the circuit shown below is




Fig. Q7.16.1

A. OR **B.** XOR **C.** NAND **D.** AND

Q7.15.1 MCQ 2015 2M

An SR latch is implemented using TTL gates as shown in the figure. The set and reset pulse inputs are provided using the push-button switches. It is observed that the circuit fails to work as desired. The SR latch can be made functional by changing




Fig. Q7.15.1

A. NOR gates to NAND gates

B. inverters to buffers

C. NOR gates to NAND gates and inverters to buffers

D. 5 V to ground

Q7.15.2 NAT 2015 1M

A 16 Kb (= 16, 384 bit) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is

_____.

Q7.15.3 MCQ 2015 1M

In the circuit shown, diodes D_1, D_2 and D_3 are ideal, and the inputs E_1, E_2 and E_3 are "0 V" for logic '0' and "10 V" for logic '1'. What logic gate does the circuit represent?





Fig. Q7.15.3

A. 3-input OR gate **B.** 3-input NOR gate
C. 3-input AND gate **D.** 3-input XOR gate


Q7.14.1 MCQ 2014 2M

If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in


A.




B.



C.



D.



Q7.14.2 MCQ 2014 1M

The output (Y) of the circuit shown in the figure is




Fig. Q7.14.2

A. $\overline{A} + \overline{B} + C$ **B.** $A + \overline{B} \cdot \overline{C} + A \cdot \overline{C}$
C. $\overline{A} + B + \overline{C}$ **D.** $A \cdot B \cdot \overline{C}$

Q7.13.1 MCQ 2013 2M

In the circuit shown below, Q_1 has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If V_{cc} is +5 V, X and Y are digital signals with 0 V as logic 0 and V_{cc} as logic 1, then the Boolean expression for Z is




Fig. Q7.13.1

A. XY **B.** $\overline{X}Y$ **C.** $X\overline{Y}$ **D.** $\overline{XY}$

Q7.12.1 MCQ 2012 1M

In the circuit shown




Fig. Q7.12.1

A. $Y = \overline{A}\,\overline{B} + \overline{C}$ **B.** $Y = (A + B)C$
C. $Y = (\overline{A} + \overline{B})\overline{C}$ **D.** $Y = AB + C$

Q7.09.1 MCQ 2009 1M

The full forms of the abbreviations TTL and CMOS in reference to logic families are

A. Triple Transistor Logic and Chip Metal Oxide Semiconductor

B. Tristate Transistor Logic and Chip Metal Oxide Semiconductor

C. Transistor Transistor Logic and Complementary Metal Oxide Semiconductor

D. Tristate Transistor Logic and Complementary Metal Oxide Silicon

Q7.08.1 MCQ 2008 2M

The logic function implemented by the following circuit at the terminal OUT is




Fig. Q7.08.1

A. P NOR Q **B.** P NAND Q
C. P OR Q **D.** P AND Q

Q7.04.1 MCQ 2004 1M

Figure shows the internal schematic of a TTL AND-OR-Invert (AOI) gate. For the inputs shown in Figure, the output Y is




Fig. Q7.04.1

A. 0 **B.** 1 **C.** AB **D.** $\overline{AB}$

Q7.03.1 MCQ 2003 2M

In the circuit shown in the figure, A is parallel-in, parallel-out 4 bit register, which loads at the rising edge of the clock C. The input lines are connected to a 4 bit bus, W. Its output acts at input to a 16×4 ROM whose output is floating when the input to a partial table of the contents of the ROM is as follows

Data	0011	1111	0100	1010	1011	1000	0010	1000
Address	0	2	4	6	8	10	11	14

The clock to the register is shown, and the data on the W bus at time t_1 is 0110. The data on the bus at time t_2 is




Fig. Q7.03.1




Fig. Q7.03.1

A. 1111 **B.** 1011 **C.** 1000 **D.** 0010

Q7.03.2 MCQ 2003 2M

The DTL, TTL, ECL and CMOS families of digital ICs are compared in the following 4 columns

	(P)	(Q)	(R)	(S)
Fanout is minimum	DTL	DTL	TTL	CMOS
Power consumption is minimum	TTL	CMOS	ECL	DTL
Propagation delay is minimum	CMOS	ECL	TTL	TTL

The correct column is

A. P **B.** Q **C.** R **D.** S

Q7.03.3 MCQ 2003 1M

The output of the 74 series of TTL gates is taken from a BJT in

A. totem pole and common collector configuration

B. either totem pole or open collector configuration

C. common base configuration

D. common collector configuration

Q7.01.1 MCQ 2001 2M

In the DRAM cell in Figure, the V_t of the NMOSFET is 1 V.What could be WL,C and BL voltages when read operation takes place.




Fig. Q7.01.1

A. 5 V; 3 V; 7 V
B. 4 V; 3 V; 4 V
C. 5 V; 5 V; 5 V
D. 4 V; 4 V; 4 V

Q7.99.1 MCQ 1999 1M

Commercially available ECL gates use two ground lines and one negative supply in order to

A. reduce power dissipation

B. increase fan-out

C. reduce loading effect

D. eliminate the effect of power line glitches or the biasing circuit

Q7.98.1 MCQ 1998 2M

The noise margin of a TTL gate is about

A. 0.2 V **B.** 0.4 V **C.** 0.6 V **D.** 0.8 V

Q7.97.1 Descriptive 1997 2M

In the following questions, match each of the items 1, 2 on the left with the most appropriate item a, b, c or d on the right. [e.g. If you feel 1 matches with b and 2 with c write (1, b) (2, c)]

(1) An 8-bit wide 5 word sequential memory will have
(2) A 256 × 4 EPROM has

(a) 8 Fixed 'AND' gates and 4 programmable 'OR' gates
(b) Eight 4 bit shift registers
(c) 4 words of 32 bits each
(d) 8 address pins and 4 data pins output

Q7.97.2 MCQ 1997 2M

For the NMOS logic gate shown in the figure, the logic function implemented is




Fig. Q7.97.2

A. $\overline{ABCDE}$
B. $(AB + \overline{C}) \cdot (\overline{D + E})$
C. $\overline{A \cdot (B + C) + D \cdot E}$
D. $(\overline{A + B}) \cdot C + \overline{D} \cdot \overline{E}$

Q7.97.3 MCQ 1997 1M

In standard TTL, the 'totem pole' stage refers to

A. the multi-emitter input stage

B. the phase splitter

C. the output buffer

D. open collector output stage

Q7.97.4 MCQ 1997 1M

Each cell of a static Random Access Memory contains

A. 6 MOS transistors

B. 4 MOS transistors and 2 capacitors

C. 2 MOS transistors and 4 capacitors

D. 1 MOS transistor and 1 capacitor

Q7.97.5 MCQ 1997 1M

The inverter 74 ALS04 has the following specifications: $I_{OHmax} = -0.4\,mA$, $I_{OLmax} = 8\,mA$, $I_{IHmax} = 20\,\mu A$, $I_{ILmax} = -0.1\,mA$,
The fan out based on the above will be

A. 10 **B.** 20 **C.** 60 **D.** 100

Q7.96.1 MCQ 1996 2M

A memory system of size 16 K bytes is required to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is

A. 2 **B.** 4 **C.** 8 **D.** 16

Q7.96.2 MCQ 1996 2M

A dynamic RAM cell which hold 5 V has to be refreshed every 20 msecs, so that the stored voltage does not fall by more than 0.5 V. If the cell has a constant discharge current of 0.1 pA, the storage capacitance of the cell is

A. 4×10^{-6} F **B.** 4×10^{-9} F
C. 4×10^{-12} F **D.** 4×10^{-15} F

Q7.95.1 Descriptive 1995 3M

In each of the following questions, match each of the items, A, B and C with an appropriate item from 1, 2, 3, 4 and 5.

For a TTL gate, match the following

(A) V_{OH} (min)	(1) 2.4 volts
(B) V_{IH} (min)	(2) 1.5 volts
(C) V_{OL} (max)	(3) 0.4 volts
	(4) 2.0 volts
	(5) 0.8 volts

Q7.95.2 MCQ 1995 1M

The minimum number of MOS transistors required to make a dynamic RAM cell is

A. 1 **B.** 2 **C.** 3 **D.** 4

Q7.94.1 Descriptive 1994 2M

In the output stage of a standard TTL, have a diode between the emitter of the pull-up transistor and the collector of the pull-down transistor. The purpose of this diode is to isolate the output node from the power supply V_α.(True/False)

Q7.94.2 MCQ 1994 1M

A PLA can be used

A. as a microprocessor

B. as a dynamic memory

C. to realise a sequential logic

D. to realise a combinational logic

Q7.94.3 MCQ 1994 1M

A dynamic RAM consists of

A. 6 transistors

B. 2 transistors and 2 capacitors

C. 1 transistor and 1 capacitor

D. 2 capacitors only

Q7.92.1 MSQ 1992 2M

Choose the correct statement(s) for the following

☐ **A.** PROM contains a programmable AND array and a fixed OR array

☐ **B.** PLA contains a fixed AND array and a programmable OR array

☐ **C.** PROM contains a fixed AND array and a programmable OR array

☐ **D.** PLA contains a programmable AND array and a programmable OR array.

Q7.92.2 MCQ 1992 2M

Given figure shows the circuit of a gate in the Resistor Transistor Logic (RTL) family. The circuit represents a




Fig. Q7.92.2

A. NAND **B.** AND **C.** NOR **D.** OR

Q7.91.1 NAT 1991 2M

Two dimensional addressing of 256×8 bit ROM using 8 to 1 selectors requires _____ (how many?) NAND gates.

Q7.91.2 NAT 1991 2M

The CMOS equivalent of the following nMOS gate (in figure) is _____ (draw the circuit).




Fig. Q7.91.2

Q7.91.3 NAT 1991 2M

In figure, the Boolean expression for the output in terms of inputs A, B and C when the clock 'CK' is high, is given by _____




Fig. Q7.91.3

Q7.91.4 NAT 1991 1M

A bit stored in a FAMOS device can be erased by _____.

Q7.89.1 MCQ 1989 1M

A logic family has threshold voltage $V_T = 2$ V, minimum guaranteed output high voltage $V_{OH} = 4$ V, minimum accepted input high voltage $V_{IH} = 3$ V, maximum guaranteed output low voltage $V_{OL} = 1$ V, and maximum accepted input low voltage $V_{IL} = 1.5$ V. Its noise margin is

A. 2 V **B.** 1 V **C.** 1.5 V **D.** 0.5 V

Q7.89.2 MSQ 1989 1M

Among the digital IC-families-ECL, TTL and CMOS:

- ☐ **A.** ECL has the least propagation delay
- ☐ **B.** TTL has the largest fan-out
- ☐ **C.** CMOS has the biggest noise margin
- ☐ **D.** TTL has the lowest power consumption

Q7.87.1 MCQ 1987 2M

Given that for a logic family,
V_{OH} is the minimum output high-level voltage
V_{OL} is the maximum output low-level voltage
V_{IH} is the minimum acceptable input high-level voltage and
V_{IL} is the maximum acceptable input low-level voltage.
The correct relationship is:

A. $V_{IH} > V_{OH} > V_{IL} > V_{OL}$

B. $V_{OH} > V_{IH} > V_{IL} > V_{OL}$

C. $V_{IH} > V_{OH} > V_{OL} > V_{IL}$

D. $V_{OH} > V_{IH} > V_{OL} > V_{IL}$

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q7.87.2 & Q7.87.3:

Fill in the blanks of the statements below concerning the following Logic Families: Standard TTL(74XX), Low power TTL(74LXX) Low power schottky TTL(74LSXX), Schottky TTL(74SXXX), Emitter coupled Logic (ECL), CMOS

Q7.87.2 NAT 1987 1M

Among the TTL Families, _____ family requires considerably less power than the standard TTL (74XX) and also has comparable propagation delay.

Q7.87.3 NAT 1987 1M

Only the _____ family can operate over a wide range of power supply voltages.

Answer Key

Note: * descriptive/evidence-based, no single definitive answer.
MTA Marks To All awarded — see detailed solutions.

Q7.26.1 A	Q7.21.1 C	Q7.19.1 B
Q7.19.2 B	Q7.18.1 A	Q7.18.2 D
Q7.17.1 C	Q7.17.2 MTA	Q7.17.3 B
Q7.16.1 D	Q7.15.1 D	Q7.15.2 7
Q7.15.3 C	Q7.14.1 B	Q7.14.2 A
Q7.13.1 B	Q7.12.1 A	Q7.09.1 C
Q7.08.1 D	Q7.04.1 A	Q7.03.1 C
Q7.03.2 B	Q7.03.3 B	Q7.01.1 B
Q7.99.1 D	Q7.98.1 B	Q7.97.1 (1,b)(2,d)
Q7.97.2 C	Q7.97.3 C	Q7.97.4 A
Q7.97.5 B	Q7.96.1 C	Q7.96.2 D
Q7.95.1 A-1, B-4, C-3	Q7.95.2 A	Q7.94.1 FALSE
Q7.94.2 D	Q7.94.3 C	Q7.92.1 C,D
Q7.92.2 D	Q7.91.1 32	Q7.91.2 *
Q7.91.3 *	Q7.91.4 *	Q7.89.1 D
Q7.89.2 A,C	Q7.87.1 B	Q7.87.2 *
Q7.87.3 *		

UNIT

VIII

Computer Organization and Architecture

Topics

1. Machine Instructions and Addressing Modes
2. ALU, Data-Path and Control Unit
3. Instruction Pipelining

PrepFusion

Unit Snapshot*

Stream: EC	**Questions:** 74	**MCQ:** 55	**MSQ:** 2	**NAT:** 15
1M: 24	**2M:** 38	**Descriptive:** 12	**Avg Weightage** ~2M	**Range:** 1M(2024)–3M(2013)

**See preface for how Avg Weightage and Range are calculated.*

Q8.26.1 MCQ 2026 2M

The address of the first location of a 256 kilo byte (KB) memory is $(2500)_H$. Choose the correct address of the last location of the memory.

A. $(2FFF)_H$ **B.** $(124FF)_H$
C. $(424FF)_H$ **D.** $(324FF)_H$

Q8.24.1 NAT 2024 1M

A machine has a 32-bit architecture with 1-word long instructions. It has 24 registers and supports an instruction set of size 40. Each instruction has five distinct fields, namely opcode, two source register identifiers, one destination register identifier, and an immediate value. Assuming that the immediate operand is an unsigned integer, its maximum value is

_____.

Q8.21.1 MCQ 2021 2M

The content of the registers are $R_1 = 25H$, $R_2 = 30H$ and $R_3 = 40H$. The following machine instructions are executed.

PUSH{R_1}
PUSH{R_2}
PUSH{R_3}
POP{R_1}
POP{R_2}
POP{R_3}

After execution, the content of registers R_1, R_2, R_3 are

A. $R_1 = 40H$, $R_2 = 30H$, $R_3 = 25H$
B. $R_1 = 25H$, $R_2 = 30H$, $R_3 = 40H$
C. $R_1 = 30H$, $R_2 = 40H$, $R_3 = 25H$
D. $R_1 = 40H$, $R_2 = 25H$, $R_3 = 30H$

Q8.20.1 NAT 2020 1M

In an 8085 microprocessor, the number of address lines required to access a 16 K byte memory bank is

_____.

Q8.17.1 MCQ 2017 2M

The following FIVE instructions were executed on an 8085 microprocessor.

MVI A, 33H
MVI B, 78H
ADD B
CMA
ANI 32H

The Accumulator value immediately after the execution of the fifth instruction is

A. 00H **B.** 10H **C.** 11H **D.** 32H

Q8.17.2 MCQ 2017 1M

The clock frequency of an 8085 microprocessor is 5 MHz. If the time required to execute an instruction is 1.4 μs, then the number of T-states needed for executing the instruction is

A. 1 **B.** 6 **C.** 7 **D.** 8

Q8.16.1 MCQ 2016 2M

An 8 Kbyte ROM with an active low Chip Select input ($\overline{CS}$) is to be used in an 8085 microprocessor based system. The ROM should occupy the address range 1000H to 2FFFH. The address lines are designated as A_{15} to A_0, where A_{15} is the most significant address bit. Which one of the following logic expressions will generate the correct $\overline{CS}$ signal for this ROM?

A. $A_{15} + A_{14} + (A_{13} \cdot A_{12} + \overline{A_{13}} \cdot \overline{A_{12}})$
B. $A_{15} \cdot A_{14} \cdot (A_{13} + A_{12})$
C. $\overline{A_{15}} \cdot \overline{A_{14}} \cdot (A_{13} \cdot \overline{A_{12}} + \overline{A_{13}} \cdot A_{12})$
D. $\overline{A_{15}} + \overline{A_{14}} + A_{13} \cdot A_{12}$

Q8.16.2 MCQ 2016 2M

In an 8085 system, a PUSH operation requires more clock cycles than a POP operation. Which one of the following options is the correct reason for this?

A. For POP, the data transceivers remain in the same direction as for instruction fetch (memory to processor), whereas for PUSH their direction has to be reversed.
B. Memory write operations are slower than memory read operations in an 8085 based system.
C. The stack pointer needs to be pre-decremented before writing registers in a PUSH, whereas a POP operation uses the address already in the stack pointer.
D. Order of registers has to be interchanged for a PUSH operation, whereas POP uses their natural order.

Q8.16.3 MCQ 2016 1M

In an 8085 microprocessor, the contents of the accumulator and the carry flag are A7 (in hex) and 0, respectively. If the instruction RLC is executed, then the contents of the accumulator (in hex) and the carry flag, respectively, will be

A. 4E and 0 **B.** 4E and 1 **C.** 4F and 0 **D.** 4F and 1

Q8.15.1 MCQ 2015 1M

In an 8085 microprocessor, the shift registers which store the result of an addition and the overflow bit are, respectively

A. B and F **B.** A and F **C.** H and F **D.** A and C

Q8.15.2 MCQ 2015 1M

In an 8085 microprocessor, which one of the following instructions changes the content of the accumulator?

A. MOV B,M **B.** PCHL **C.** RNZ **D.** SBI BEH

Q8.15.3 MCQ 2015 1M

Which one of the following 8085 microprocessor programs correctly calculates the product of two 8-bit numbers stored in registers B and C?

A.
```
        MVI A, 00H
        JNZ LOOP
        CMP C
LOOP    DCR B
        HLT
```

B.
```
        MVI A, 00H
        CMP C
LOOP    DCR B
        JNZ LOOP
        HLT
```

C.
```
        MVI A, 00H
LOOP    ADD C
        DCR B
        JNZ LOOP
        HLT
```

D.
```
        MVI A, 00H
        ADD C
        JNZ LOOP
LOOP    INR B
        HLT
```

Q8.14.1 MCQ 2014 2M

For the 8085 microprocessor, the interfacing circuit to input 8-bit digital data ($DI_0 - DI_7$) from an external device is shown in the figure. The instruction for correct data transfer is




Fig. Q8.14.1

A. MVI A, F8H **B.** IN F8H
C. OUT F8H **D.** LDA F8F8H

Q8.14.2 MCQ 2014 2M

An 8085 microprocessor executes "STA 1234H" with starting address location 1FFEH (STA copies the contents of the Accumulator to the 16-bit address location). While the instruction is fetched and executed, the sequence of values written at the address pins $A_{15} - A_8$ is

A. 1FH, 1FH, 20H, 12H **B.** 1FH, FEH, 1FH, FFH, 12H
C. 1FH, 1FH, 12H, 12H **D.** 1FH, 1FH, 12H, 20H, 12H

Q8.13.1 MCQ 2013 2M

There are four chips each of 1024 bytes connected to a 16 bit address bus as shown in the figure below. RAMs 1, 2, 3 and 4 respectively are mapped to addresses




Fig. Q8.13.1

A. 0C00H-0FFFH, 1C00H-1FFFH, 2C00H-2FFFH, 3C00H-3FFFH

B. 1800H-1FFFH, 2800H-2FFFH, 3800H-3FFFH, 4800H-4FFFH

C. 0500H-08FFH, 1500H-18FFH, 3500H-38FFH, 5500H-58FFH

D. 0800H-0BFFH, 1800H-1BFFH, 2800H-2BFFH, 3800H-3BFFH

Q8.13.2 MCQ 2013 1M

For 8085 microprocessor, the following program is executed.

```
        MVI A, 05H;
        MVI B, 05H;
PTR:    ADD B;
        DCR B;
        JNZ PTR;
        ADI 03H;
        HLT;
```

At the end of program, accumulator contains

A. 17H **B.** 20H **C.** 23H **D.** 05H

Q8.11.1 MCQ 2011 2M

An 8085 assembly language program is given below. Assume that the carry flag is initially unset. The content of the accumulator after the execution of the program is

```
MVI A, 07H
RLC
MOV B, A
RLC
RLC
ADD B
RRC
```

A. 8CH **B.** 64H **C.** 23H **D.** 15H

Q8.10.1 MCQ 2010 2M

For the 8085 assembly language program given below, the content of the accumulator after the execution of the program is

```
3000   MVI A, 45H
3002   MOV B, A
3003   STC
3004   CMC
3005   RAR
3006   XRA B
```

A. 00H **B.** 45H **C.** 67H **D.** E7H

Q8.10.2 MCQ 2010 1M

In the circuit shown, the device connected to Y5 can have address in the range




Fig. Q8.10.2

A. 2000 – 20FF **B.** 2D00 – 2DFF
C. 2E00 – 2EFF **D.** FD00 – FDFF

Q8.09.1 MCQ 2009 1M

In a microprocessor, the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set, but the interrupt can be delayed or rejected. Such an interrupt is

A. non-maskable and non-vectored

B. maskable and non-vectored

C. non-maskable and vectored

D. maskable and vectored

Q8.08.1 MCQ 2008 2M

An 8085 executes the following instructions

```
2710   LXI   H, 30A0H
2713   DAD   H
2714   PCHL
```

All addresses and constants are in Hex. Let PC be the contents of the program counter and HL be the contents of the HL register pair just after executing PCHL.
Which of the following statements is correct

A. PC = 2715H, HL = 30*A*0H

B. PC = 30*A*0H, HL = 2715H

C. PC = 6140H, HL = 6140H

D. PC = 6140H, HL = 2715H

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q8.07.1 and Q8.07.2:

An 8085 assembly language program is given below:

```
Line 1:   MVI  A, B5H
Line 2:   MVI  B, 0EH
Line 3:   XRI  69H
Line 4:   ADD  B
Line 5:   ANI  9BH
Line 6:   CPI  9FH
Line 7:   STA  3010H
Line 8:   HLT
```

Q8.07.1 MCQ 2007 2M

The contents of the accumulator just after execution of the ADD instruction in line 4 will be

A. C3H **B.** EAH **C.** DCH **D.** 69H

Q8.07.2 MCQ 2007 2M

After execution of line 7 of the program, the status of the CY and Z flags will be

A. CY = 0, Z = 0 **B.** CY = 0, Z = 1
C. CY = 1, Z = 0 **D.** CY = 1, Z = 1

Q8.07.3 MCQ 2007 2M

An 8255 chip is interfaced to an 8085 microprocessor system as an I/O mapped I/O as shown in the figure. The address lines A_0 and A_1 of the 8085 are used by the 8255 chip to decode internally its three ports and the Control register. The address lines A_3 to A_7 as well as the IO/$\overline{M}$ signal are used for address decoding. The range of addresses for which the 8255 chip would get selected is




Fig. Q8.07.3

A. F8H – FBH **B.** F8H – FCH
C. F8H – FFH **D.** F0H – F7H

Q8.06.1 MCQ 2006 2M

An I/O peripheral device shown in figure (b) below is to be interfaced to an 8085 microprocessor. To select the I/O device in the I/O address range D4 H – D7 H, its chip-select ($\overline{CS}$) should be connected to the output of the decoder shown in figure (a) below:




Fig. (a)




Fig. (b)

A. output 7 **B.** output 5 **C.** output 2 **D.** output 0

Q8.06.2 MCQ 2006 2M

Following is the segment of a 8085 assembly language program

```
        LXI SP, EFFF H
        CALL 3000 H
3000 H  LXI H, 3CF4 H
        PUSH PSW
        SPHL
        POP PSW
        RET
```

On completion of RET execution, the contents of SP is

A. 3CF0 H **B.** 3CF8 H **C.** EFFD H **D.** EFFF H

Q8.05.1 MCQ 2005 2M

What memory address range is NOT represented by chip # 1 and chip # 2 in the figure A_0 to A_{15} in this figure are the address lines and CS means chip select.




Fig. Q8.05.1

A. 0100 - 02FF **B.** 1500 - 16FF
C. F900 - FAFF **D.** F800 - F9FF

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q8.05.2 & Q8.05.3:

Consider an 8085-microprocessor system.

Q8.05.2 MCQ 2005 2M

The following program starts at location 0100H.

```
LXI SP, 00FF
LXI H, 0701
MVI A, 20H
SUB M
```

The content of accumulator when the program counter reaches 0109H is

A. 20H **B.** 02H **C.** 00H **D.** FFH

Q8.05.3 MCQ 2005 2M

If in addition following code exists from 0109H onwards.

```
ORI 40H
ADD M
```

What will be the result in the accumulator after the last instruction is executed?

A. 40H **B.** 20H **C.** 60H **D.** 42H

Q8.04.1 MCQ 2004 2M

The 8255 Programmable Peripheral Interface is used as described below.

I. An A/D converter is interfaced to a microprocessor through an 8255. The conversion is initiated by a signal from the 8255 on Port C. A signal on Port C causes data to be strobed into Port A.

II. Two computers exchange data using a pair of 8255s. Port A works as a bi-directional data port supported by appropriate handshaking signals.

The appropriate modes of operation of the 8255 for I and II would be

A. Mode 0 for I and Mode 1 for II

B. Mode 1 for I and Mode 0 for II

C. Mode 2 for I and Mode 0 for II

D. Mode 1 for I and Mode 2 for II

Q8.04.2 MCQ 2004 2M

The number of memory cycles required to execute the following 8085 instructions

I. LDA 3000H

II. LXI D, F0F1H

Would be

A. 2 for I and 2 for II **B.** 4 for I and 3 for II
C. 3 for I and 3 for II **D.** 3 for I and 4 for II

Q8.04.3 MCQ 2004 2M

It is desired to multiply the numbers 0AH by 0BH and store the result in the accumulator. The numbers are available in registers B and C respectively. A part of the 8085 program for this purpose is given below:

```
        MVI A, 00H
LOOP    ——
        ——
        ——
        HLT
        END
```

The sequence of instructions to complete the program would be

A. JNX LOOP, ADD B, DCR C

B. ADD B, JNZ LOOP, DCR C

C. DCR C, JNZ LOOP, ADD B

D. ADD B, DCR C, JNZ LOOP

Q8.04.4 MCQ 2004 2M

Consider the sequence of 8085 instructions given below:

```
LXI H, 9258H   MOV A, M   CMA   MOV M, A
```

Which one of the following is performed by this sequence?

A. contents of location 9258 are moved to the accumulator

B. contents of location 9258 are compared with the contents of the accumulator

C. contents of location 8529 are complemented and stored in location 8529

D. contents of location 5892 are complemented and stored in location 5892

Q8.03.1 MCQ 2003 2M

In an 8085 microprocessor, the instruction CMP B has been executed while the content of the accumulator is less than that of register B. As a result

A. Carry flag will be set but Zero flag will be reset

B. Carry flag will be reset but Zero flag will be set

C. Both Carry flag and Zero flag will be reset

D. Both Carry flag and Zero flag will be set

Common Data Questions

The next 3 questions share the data below.

Statement for Linked Answer Questions Q8.02.1 , Q8.02.2 & Q8.02.3 (Total 5 Marks):

An 8085 microprocessor operating at 5 MHz clock frequency executes the following routine.

```
START   MOV   A, B
        OUT   55H
        DCR   B
        STA   FFF8H
        JMP   START
```

Q8.02.1 NAT 2002 ○○○

Determine the total number of machine cycles required to execute this routine till the JMP instruction is executed for the first time.

Q8.02.2 NAT 2002 ○○○

Determine the time interval between two consecutive $\overline{\text{MEMW}}$ signals.

Q8.02.3 NAT 2002 ○○○

If the external logic controls the READY line so that three WAIT states are introduced in the I/O WRITE machine cycle, determine the time interval between two consecutive $\overline{\text{MEMW}}$ signals.

Q8.02.4 MCQ 2002 2M ○○○

Consider the following assembly language program.

```
        MVI   B,87H
        MOV   A,B
START:  JMP   NEXT
        MVI   B,00H
        XRA   B
        OUT   PORT1
        HLT
NEXT:   XRA   B
        JP    START
        OUT   PORT2
        HLT
```

The execution of the above program in an 8085 microprocessor will result in

A. an output of 87H at PORT1

B. an output of 87H at PORT2

C. infinite looping of the program execution with accumulator data remaining at 00H

D. infinite looping of the program execution with accumulator data alternating between 00H and 87H

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q8.01.1 and Q8.01.2 (Total 5 Marks):

Consider the following sequence of instructions for an 8085 microprocessor based system.

Memory address	*Instructions*	
FF00	MVI, A	FF H
FF02	INR A	
FF03	JC	FF0C H
FF06	ORI	A8H
FF08	JM	FF15 H
FF0B	XRA A	
FF0C	OUT	PORT 1
FF0E	HLT	
FF10	XRI	FF H
FF12	OUT	PORT 2
FF14	HLT	
FF15	MVI, A	FF H
FF17	ADI	02 H
FF19	RAL	
FF1A	JZ	FF23 H
FF1D	JC	FF10 H
FF20	JNC	FF12 H
FF23	CMA	
FF24	OUT	PORT 3
FF26	HLT	

Q8.01.1 NAT 2001 ○○○

If the program execution begins at the location FF00 H, write down the sequence of instructions which are actually executed till a HLT instruction. (Assume all flags are initially RESET)

Q8.01.2 NAT 2001 ○○○

Which of the three ports (PORT1, PORT2 and PORT3) will be loaded with data and what is the bit pattern of the data?

Q8.01.3 MCQ 2001 1M ○○○

An 8085 microprocessor based system uses a 4K × 8-bit RAM whose starting address is AA00. The address of the last byte in this RAM is

A. 0FFFH **B.** 1000 H
C. B9FF H **D.** BA00 H

Common Data Questions

The next 3 questions share the data below.

Statement for Linked Answer Questions Q8.00.1, Q8.00.2 and Q8.00.3 (Total 5 Marks):

The program and machine code for an 8085 microprocessor are given by

```
3E   MVI   A    C3
C3
00   NOP
80   ADD   B
3D   DEC   A
C2   JNZ   800A
0A
80
C3   JMP   800C
0C
80
D3   OUT   10
10
76   HLT
```

The starting address of the above program is 7FFF H.

Q8.00.1 NAT 2000

What would happen if it is executed from 8000 H?

Q8.00.2 NAT 2000

For the instructions given below, how many memory operations (read/write) are performed during the execution in an 8085 μP?

Q8.00.3 NAT 2000

Write an instruction which takes the minimum possible time to clear the accumulator of the 8085.

Q8.00.4 MCQ 2000 2M

The contents of Register (B) and Accumulator (A) of 8085 microprocessor are 49H and 3AH respectively. The contents of A and the status of carry flag (CY) and sign flag (S) after executing SUB B instructions are

A. $A = \text{F1}, \text{CY} = 1, S = 1$ **B.** $A = \text{0F}, \text{CY} = 1, S = 1$
C. $A = \text{F0}, \text{CY} = 0, S = 0$ **D.** $A = \text{1F}, \text{CY} = 1, S = 1$

Q8.00.5 MCQ 2000 1M

In the 8085 microprocessor, the RST6 instruction transfers the program execution to the following location

A. 30 H **B.** 24 H **C.** 48 H **D.** 60 H

Q8.00.6 MCQ 2000 1M

The number of hardware interrupts (which require an external signal to interrupt) present in an 8085 microprocessor are

A. 1 **B.** 4 **C.** 5 **D.** 13

Common Data Questions

The next 2 questions share the data below.

Statement for Linked Answer Questions Q8.99.1 and Q8.99.2 (Total 5 Marks):

An 8085 assembly language program is given below:

```
        MVI C, 03H
        LXI H, 2000H
        MOV A, M
        DCR C
LOOP:   INX H
        MOV B, M
        CMP B
        JNC LOOP2
        MOV A, B
LOOP2:  DCR C
        JNZ LOOP1
        STA 2100H
        HLT
```

Contents of the memory locations 2000 H to 2002 H are:
2000 : 18 H 2001 : 10H, 2002 : 2 BH.

Q8.99.1 NAT 1999

What does the above program do?

Q8.99.2 NAT 1999

At the end of the program, what will be

(i) the contents of the registers A, B, C, H and L?

(ii) the condition of the carry and zero flags?

(iii) the contents of the memory locations 2000 H, 2001 H, 2002 H and 2100H.

Q8.99.3 MCQ 1999 2M

If CS = $\overline{A_{15}}A_{14}A_{13}$ is used as the chip select logic of a 4 K RAM in an 8085 system, then its memory range will be

A. 3000 H – 3 FFF H

B. 7000 H – 7 FFF H

C. 5000 H – 5 FFF H and 6000 H – 6 FFF H

D. 6000 H – 6 FFF H and 7000 H – 7 FFF H

Q8.98.1 NAT 1998 5M

Write a short assembly language program, without using any arithmetic instruction, to store hexadecimal 5D in the flag register of 8085 microprocessor. Data in other registers of the processor must not alter upon executing this program.

Q8.98.2 MCQ 1998 2M

An instruction used to set the carry flag in a computer can be classified as

A. data transfer **B.** arithmetic
C. logical **D.** program control

Q8.98.3 MCQ 1998 2M

An I/O processor control the flow of information between

A. cache memory and I/O devices

B. main memory and I/O devices

C. two I/O devices

D. cache and main memories

Q8.97.1 Descriptive 1997 5M

An 8085 μP uses a 2 MHz crystal. Find the time taken by it to execute the following delay subroutine, inclusive of the call instruction in the calling program.

```
Calling program     DELAY:      PUSH PSW
.................               MVI A, 64 H
CALL                DELAY LOOP: NOP
.............                   DCR A
.............                   JNZ LOOP
                                POP PSW
                                RET
```

You are given that a CALL instruction takes 18 cycles of the system clock, PUSH requires 12 cycles and a conditional jump takes 10 cycles if the jump is taken and 7 cycles if it is not. All other instructions used above take $(3n+1)$ clock cycles, where n is the number of accesses to the memory, inclusive of the opcode fetch.

Q8.97.2 Descriptive 1997 2M

In the following questions, match each of the items 1, 2 on the left with the most appropriate item a, b, c or d on the right. [e.g. If you feel 1 matches with b and 2 with c write (1, b) (2, c)]

While moving data between registers of the 8085 and the stack

(1) a PUSH instruction

(2) a POP instruction

(a) Pre increments the stack pointer

(b) Post increments the stack pointer

(c) Pre decrements the stack pointer

(d) Post decrements the stack pointer

Q8.97.3 MCQ 1997 2M

The following instructions have been executed by an 8085 μP

ADDRESS (HEX)	INSTRUCTION
6010	LXI H, 8A 79 H
6013	MOV A, L
6015	ADD H
6016	DAA
6017	MOV H, A
6018	PCHL

From which address will the next instruction be fetched?

A. 6019 **B.** 6379 **C.** 6979 **D.** None of the above

Q8.97.4 MCQ 1997 2M

The decoding circuit shown in the figure has been used to generate the active low chip select signal for a microprocessor peripheral. (The address lines are designated as A_0 to A_7 for I/O addresses)




Fig. Q8.97.4

The peripheral will correspond to I/O addresses in the range

A. 60 H to 63 H **B.** $A4$ to $A7$H
C. 30 H to 33 H **D.** 70 H to 73 H

Q8.97.5 MCQ 1997 1M

In an 8085 microprocessor system, the RST instruction will cause an interrupt

A. only if an interrupt service routine is not being executed

B. only if a bit in the interrupt mask is made 0

C. only if interrupts have been enabled by an EI instruction

D. None of the above

Q8.96.1 MCQ 1996 2M

The following sequence of instructions are executed by an 8085 microprocessor :

```
1000    LXI    SP,    27 FF
1000    CALL       1006
1006    POP H
```

The contents of the stack pointer (SP) and the HL, register pair on completion of execution of these instructions are

A. SP = 27 FF, HL = 1003

B. SP = 27 FD, HL = 1003

C. SP = 27 FF, HL = 1006

D. SP = 27 FD, HL = 1006

Q8.96.2 MCQ 1996 1M

The total number of memory accesses involved (inclusive of the op-code fetch) when an 8085 processor executes the instruction LDA 2003 is

A. 1 **B.** 2 **C.** 3 **D.** 4

Q8.96.3 MCQ 1996 1M

If $CS = \bar{A}_{15}A_{14}A_{13}$ is used as the chip select logic of a 4K RAM in an 8085 system, then its memory range will be

A. 3000 H - 3FFF H

B. 7000 H - 7FFF H

C. 5000 H - 5FFF H and 6000 H - 6FFF H

D. 6000 H - 6FFF H and 7000 H - 7FFF H

Q8.95.1 MCQ 1995 1M

An 'Assembler' for a microprocessor is used for

A. assembly of processors in a production line

B. creation of new programs using different modules

C. translation of a program from assembly language to machine language

D. translation of a higher level language into English text

Q8.95.2 MCQ 1995 1M

A 'DMA' transfer implies

A. direct transfer of data between memory and accumulator

B. direct transfer of data between memory and I/O devices without the use of μp

C. transfer of data exclusively within μP registers

D. A fast transfer of data between μP and I/O devices

Q8.95.3 MCQ 1995 1M

In a microprocessor, When a CPU is interrupted, it

A. stops execution of instructions

B. acknowledges interrupt and branches of subroutine

C. acknowledges interrupt and continues

D. acknowledges interrupt and waits for the next instruction from the interrupting device

Q8.93.1 MCQ 1993 2M

In a microcomputer, wait states are used to

A. make the processor wait during a DMA operation

B. make the processor wait during an interrupt processing

C. make the processor wait during a power shut-down

D. interface slow peripherals to the processor

Q8.93.2 MCQ 1993 2M

In a microprocessor, the register which holds the address of the next instruction to be fetched is

A. Accumulator **B.** Program Counter
C. Stack Pointer **D.** Instruction Register

Q8.92.1 NAT 1992 2M

The following program is run on 8085 microprocessor :

Memory Address in hex	Instruction
2000	LXI SP, 1000
2003	PUSH H
2004	PUSH D
2005	CALL 2050
2008	POP H
2009	HLT

At the completion of execution of the program, the program Counter of the 8085 contains

_____and the Stack Pointer contains

_____.

Q8.92.2 MSQ 1992 2M

In an 8085 microprocessor system with memory mapped I/O,

- **A.** I/O devices have 16-bit addresses
- **B.** I/O devices are accessed using IN and OUT instructions
- **C.** there can be a maximum of 256 input devices and 256 output devices
- **D.** arithmetic and logic operations can be directly performed with the I/O data.

Q8.91.1 NAT 1991 2M

The program given below is run on an 8085 based microcomputer system. Determine the contents of the registers: PC, SP, B, C, H, L after a HLT instruction is executed.

```
LOC
2000   START   LXI SP 1000H
               LXI H, 2F37 H
               XRA A
               MOV A, H
               INX H
               PUSH H
               CZ 20 FF H
               JMP 3000 H
               HLT
       20FF    ADD H
               RZ
               POP B
               PUSH B
               RMZ
               HLT
       3000
               HLT
```

The contents of the registers are:

PC =_____,

SP = _____,

B = _____,

C = _____,

H = _____,

L = _____ .

Q8.89.1 MCQ 1989 1M

In a microprocessor system, the stack is used for

- **A.** storing the program return address whenever a subroutine jump instruction is executed.
- **B.** transmitting and receiving input-output data.
- **C.** storing all important CPU register contents whenever an interrupt is to be serviced.
- **D.** storing program instructions for interrupt service routines.

Q8.88.1 MSQ 1988 1M

For a microprocessor system using I/O-mapped I/O the following statement(s) is NOT true

- **A.** Memory space available is greater.
- **B.** Not all data transfer instructions are available
- **C.** I/O and Memory address spaces are distinct.
- **D.** I/O address space is greater.

Q8.88.2 MCQ 1988 1M

In register index addressing mode the effective address is given by

- **A.** The index register Value.
- **B.** The sum of the index register Value and the operand.
- **C.** The operand.
- **D.** The difference of the index register Value and the operand.

Q8.88.3 MCQ 1988 1M

A 8bit μp has 16bit address bus. A 1KB memory chip is interfaced to processor as shown in figure. The address range for the chip is

_____.




Fig. Q8.88.3

A. F000FH - F40EH **B.** F100H - F4FFH
C. F000H - F3FFH **D.** F700H - FAFFH

Q8.88.4 MCQ 1988 1M

A microprocessor with a 16-bit address bus is used in a linear memory selection configuration (i.e. Address bus lines are directly used as chip selects of memory chips) with 4 memory chips. The maximum addressable memory space is

A. 64 K **B.** 16 K **C.** 8 K **D.** 4 K

Answer Key

Note: * descriptive/evidence-based, no single definitive answer.

Q8.26.1 C	Q8.24.1 2047	Q8.21.1 A
Q8.20.1 14	Q8.17.1 B	Q8.17.2 C
Q8.16.1 A	Q8.16.2 C	Q8.16.3 D
Q8.15.1 B	Q8.15.2 D	Q8.15.3 C
Q8.14.1 D	Q8.14.2 A	Q8.13.1 D
Q8.13.2 A	Q8.11.1 C	Q8.10.1 C
Q8.10.2 B	Q8.09.1 D	Q8.08.1 C
Q8.07.1 B	Q8.07.2 C	Q8.07.3 C
Q8.06.1 B	Q8.06.2 B	Q8.05.1 D
Q8.05.2 C	Q8.05.3 C	Q8.04.1 D
Q8.04.2 B	Q8.04.3 D	Q8.04.4 A
Q8.03.1 A	Q8.02.1 12	Q8.02.2 8.2
Q8.02.3 8.8	Q8.02.4 B	Q8.01.1 *
Q8.01.2 *	Q8.01.3 C	Q8.00.1 *
Q8.00.2 *	Q8.00.3 *	Q8.00.4 A
Q8.00.5 A	Q8.00.6 C	Q8.99.1 *
Q8.99.2 *	Q8.99.3 D	Q8.98.1 *
Q8.98.2 C	Q8.98.3 B	Q8.97.1 *
Q8.97.2 *	Q8.97.3 C	Q8.97.4 A
Q8.97.5 C	Q8.96.1 C	Q8.96.2 D
Q8.96.3 D	Q8.95.1 C	Q8.95.2 B
Q8.95.3 B	Q8.93.1 D	Q8.93.2 B
Q8.92.1 *	Q8.92.2 A, D	Q8.91.1 *
Q8.89.1 A	Q8.88.1 D	Q8.88.2 A
Q8.88.3 C	Q8.88.4 B	

Also in this Series

Every PrepFusion GATE title is built the same way: the real previous-year papers, nothing paraphrased or reconstructed, arranged so the pattern the exam repeats is visible on the page. Each questions volume has a companion solutions volume that reuses the same question identifiers, so you can move between the two without a lookup table.

NexusX	Network Theory, Analog Electronics, Digital Electronics, Control Systems and Signals & Systems — EC, EE, IN
SiliconX	Electronic Devices, Electromagnetic Field Theory and Communication Systems — EC
PowerX	Electrical Machines, Power Systems, Power Electronics, Measurements and Electromagnetic Field Theory — EE, IN
Engineering Mathematics	Linear Algebra, Calculus, Differential Equations, Complex Variables, Probability & Statistics, Numerical Methods, Transform Theory and Vector Calculus — all branches
General Aptitude	Verbal and quantitative aptitude, arranged year-wise and session-wise — all branches

Spotted a wrong answer key, a typo or a question we have mis-tagged? Report it on the PYQ portal at `pyq.prepfusion.in` — corrections go into the next printing, and you can request a video solution for any question from the same place.

PrepFusion