Total No	o. of Questions : 8] SEAT No. :
PA-12	[Total No. of Pages : 2
111 12	[5925]-266
	_ X_O
	S.E. (IT)
	LOGIC DESIGN & COMPUTER ORGANIZATION
	(2019 Pattern) (Semester - III) (214442)
Time: 2	1/2 Hours] [Max. Marks : 70
	ions to the candidates:
1)	Attempt Q.No.1 or Q.No.2, Q.No.3 or Q.No.4, Q.No.5 or Q.No.6, Q.No.7 or Q.No.8.
2)	Neat diagrams must be drawn wherever necessary.
3) 4)	Figures to the right indicate full marks. Assume suitable data, if necessary.
4)	Assume Sutuatie adia, if necessary.
Q1) a)	Explain with a diagram, the conversion of J-K flip flop to D flip flop.[9]
b)	Differentiate between Latch & flip-flop w.r.t. definition, operation, diagram
	of applications etc. [9]
	OR O
02)	
Q2) a)	Design 3-bit synchronous down - counter using MS JK flip flop
	(IC 7476). (Pin numbers are not required) Draw only logic diagram. [9]
b)	
	of each. [9]
Q3) a)	Explain in brief, various functional units of a computer system with a
2-7-17	block diagram showing interconnection between them. [9]
b)	Write a short note on PC, MAR, MBR, TR. [8]
U)	
	OR OR
Q4) a)	What is the function of control unit in a CPU? Draw block diagram of
	Hardwived control unit & explain its operation, pros & cons. [9]
b)	Explain and draw basic structure of Harvard architecture. State the
,	differences between Harvard and Von Neu mann architecture. [8]
Q5) a)	What is meant by addressing mode? Explain all addressing modes with
$\mathcal{Q}^{(j)}(a)$	what is meant by addressing mode: Explain an addressing modes with

examples.

Differentiate between RISC & CISC architecture.

OR

b)

examples.

[9]

[9]

Q6)	a)	Explain instruction pipelining w.r.t operation and speed up form achieved by pipelining.	ula, [9]
	b)	Explain interrupt w.r.t. its purpose, types. Describe step by step, interrup handling procedure of microprocessors.	the [9]
Q 7)	a)	Explain with examples the various cache replacement policies. Descrivarious cache write policies.	ribe [9]
	b)	Explain programmed controlled I/O with the help of flow chart. OR	[8]
Q 8)	a)	Along with suitable diagram, explain set associative cache mapp technique.	oing [9]
	b)	Explain memory read cycle with the help of suitable timing diagram.	[8]
		Explain memory read cycle with the help of suitable timing diagram.	
[592	25]-2	2	