COMS12600 Target ThumbV1 ISA Sub-set

ARM Assembler	<u>Opcode</u>	<u>Flags</u>	<u>V</u>			•	10	Simon Hollis (simon@cs.bris.ac.uk) V2013.5
Page Format	ADDI	Υ	N	15 0	14	13 1	12 1	11 10 9 8 7 6 5 4 3 2 1 0 Ordn rdn rdn i8 i8 i8 i8 i8 i8 i8
221 ADDI rdn, #i8	ADDI	Ϋ́	IN	0	0	0	1	1 0 0 rm rm rm rn rn rn rd rd rd
223 ADDR rd, rn, rm	ADDSPI	N	- N	1	0	1	0	1 rdn rdn rdn i8 i8 i8 i8 i8 i8 i8 i8
225 ADDSPI rdn, sp, #i8	INCSP	N	N	1	0	1	1	0 0 0 0 0 0 17 17 17 17 17 17 17
225 INCSP sp, #i7	ADDPCI		N	1	0	1	0	0 rd rd rd i8 i8 i8 i8 i8 i8 i8 i8
229 ADDPCI rd, pc, #i8	SUBI	Y	N	0	0	1	1	1 rdn rdn rdn i8 i8 i8 i8 i8 i8 i8 i8
495 SUBI rdn, #i8	SUBR	Ϋ́	IN	0	0	0	1	
497 SUBR rd, rn, rm	DECSP	n N	- N	1	0	1	1	1 0 1 rm rm rm rn rn rn rd rd rd rd 0 0 0 0 1 i7 i7 i7 i7 i7 i7 i7 i7
499 DECSP sp, #i7		Y	N	0	1	0	0	
359 MULR rdmn, rn	MULR	ī	IN			-	_	
233 ANDR rdn, rm	ANDR	Υ	_	15 0	14 1	13 0	12 0	11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
373 ORR rdn, rm	ORR	Ϋ́		0	1	0	0	0 0 1 1 0 0 rm rm rm rdn rdn rdn
273 EORR rdn, rm	EORR	Υ	-	0	1	0	0	0 0 0 0 1 rm rm rm rdn rdn rdn
411 NEGR rdn, rm	NEGR	Υ	-	0	1	0	0	0 0 1 0 0 1 rn rn rn rd rd rd
411 NEGR ran, rm	NEGR	ī	-		14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
333 LSLI rd, rm, #i5	LSLI	Υ	Ν	15 0	0	0	0	0 i5 i5 i5 i5 i rm rm rm rd rd rd
335 LSLR rdn, rm	LSLR	Ϋ́	-	0	1	0	0	0 0 0 0 1 0 rm rm rm rdn rdn rdn
337 LSRI rd, rm, #i5	LSRI	Ϋ́	N	0	0	0	0	1 i5 i5 i5 i5 if rm rm rm rd rd rd
339 LSRR rdn, rm	LSRR	Ϋ́	-	0	1	0	0	0 0 0 0 1 1 rm rm rm rdn rdn rdn
235 ASRI rd, rm, #i5	ASRI	Ϋ́	N	0	0	0	1	0 i5 i5 i5 i5 rm rm rm rd rd rd
233 ASR1 10, 1111, #13	AOIN	1	1 1	15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
347 MOVI rd, #i8	MOVI	Υ	Ν	0	0	1	0	0 rd rd rd i8 i8 i8 i8 i8 i8 i8 i8
363 MOVNR rd, rm	MOVNR		-	0	1	0	0	0 0 1 1 1 1 rm rm rm rd rd rd
349 MOVRSP sp, rm	MOVRSI		_	0	1	0	0	0 1 1 0 1 0 m rm rm 1 0 1
OTO MOVEST Sp, Till	WO VI (OI	14		15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
287 LDRI rt, [rn, #i5]	LDRI	N	Ν	0	1	1	0	1 i5 i5 i5 i5 i5 rn rn rn rt rt rt
291 LDRR rt, [rn, rm]	LDRR	N	_	0	1	0	1	1 0 0 rm rm rm rn rn rr rt rt rt
287 LDRSPI rt, [sp, #i8]	LDRSPI	N	Ν	1	0	0	1	1 rt rt rt i8 i8 i8 i8 i8 i8 i8 i8
289 LDRPCI rd, [pc, #i8]	LDRPCI	N	N	0	1	0	0	1 rd rd rd i8 i8 i8 i8 i8 i8 i8 i8
473 STRI rt, [rn, #i5]	STRI	N	N	0	1	1	0	0 i 5 i 5 i 5 i 5 rn rn rn rt rt rt
475 STRR rt, [rn, rm]	STRR	N	_	0	1	0	1	0 0 0 rm rm rm rn rn rn rt rt rt
473 STRSPI rt, [sp, #i8]	STRSPI	N	Ν	1	0	0	1	0 <mark>rt rt rt</mark> i8 i8 i8 i8 i8 i8 i8 i8
389 PUSH	PUSH	N	_	1	0	1	1	0 1 0 1 0 0 0 0 0 0 0 0
387 POP	POP	N	_	1	0	1	1	1 1 0 1 0 0 0 0 0 0 0
00. 232				15	14	13	12	11 10 9 8 7 6 5 4 3 2 1 0
239 BU <label></label>	BU	N	Υ	1	1	1	0	0 111 111 111 111 111 111 111 111 111 1
239 B{EQ,NE,LT,GT} <label< td=""><td></td><td>N</td><td>Υ</td><td>1</td><td>1</td><td>0</td><td>10</td><td>conconconconi8 i8 i8 i8 i8 i8 i8 i8</td></label<>		N	Υ	1	1	0	10	conconconconi8 i8 i8 i8 i8 i8 i8 i8
248 BL <label></label>	BL1	N	Υ	1	1	1	1	0 0 i10 i10 i10 i10 i10 i10 i10 i10 i10
248 No extra mnemonic	BL2	N	Y	1	1	1	1	1 11 11 11 11 11 11 11 11 11 11 11
250 BR rm	BR	N	_	0	1	0	0	0 1 1 1 0 0 rm rm rm 0 0 0
503 SVC #i8	SVC	N	Υ	1	1	0	1	1 1 1 1 18 18 18 18 18 18 18 18
"	- -		-			-		

Key: FlagsAre the condition flags set by this instruction?VIs this a signed operationrmSource register 1rnSource Register 2rdDestination registerrndSource and destination registerrtTarget register (= destination)iXImmediate with bit-length 'X'

cond Condition codes. "EQ, NE, LT, GE" only need to be supported.

Immediate is multiplied by 4 Immediate is multiplied by 4
Immediate is multiplied by 4
rd<- (0 – Rn)
Modified MOVR
Immediate is multiplied by 4 Immediate is multiplied by 4
Immediate is multiplied by 4 Push Ir Pop to pc
"EQ, NE, LT, GE" only need to be supported.
Modified BX prefix clash with BC '11011111' means do SVC instead

<u>Note</u>