

Bluespec SystemVerilog Reference Card

Revision: 11/07

bold italic user identifier being declared repeated { } optional []

Capitalization

Foo: Type names, Typeclass names, Interface names, Enum labels, Tagged union labels, Package names foo: bit[..], int, module names, instance names, all variables, all type variables, rule names

Package

```
package Package name ;
  typedef statements
   import statements
   interface declarations
   module declarations
endpackage [: Package name]
```

Import Statement

import Package name :: * ;

Predefined Data Types

```
Bit#(n)
Int#(n)
               // signed
               // unsigned
Uint#(n)
Integer
               // static elaboration only
Bool
String
Action
ActionValue#(t)
Rules
Tuple2#(t1, t2) ... Tuple7#(t1,..., t7)
int
               // Int#(32)
               // Bit#(32)
Nat
Maybe#(t)
```

Type Definition

```
Type name
                                  // polymorphic type
Type name#(type variable)
```

Type Synonym

```
typedef type Type name[#({type type var})];
typedef Bit#(8) Byte;
typedef Tuple3#(a, a, a) Triple#(type a);
```

Interface Declaration

```
interface ifc name;
  method declarations
  subinterface declarations
endinterface[:ifc_name]
interface ifc name #({type Type name});
 method declarations
  subinterface declarations
endinterface[:ifc name]
   interface MyIfc#(t) ;
      method Action tick();
       interface FIFO#(t) inbuffer ;
   endinterface:MyIfc
                 Method Declaration
```

```
method Type method name [(Type argument)];
```

Module Definition

```
module module name [# ({parameter})]
   ({Ifc type ifc name*})[provisos];
        module instantiations
        variable declaration and initializations
        interface/method definitions
endmodule [:module name]
* ifc name optional if only one ifc
```

Module Instantiation

```
Ifc type ifc name <- module name({parameter});</pre>
Ifc type ifc name <- module name([{parameter,}]</pre>
   clocked by clock name,
   reset_by reset_name]);
   Reg#(Time32) state <- mkReg(0);</pre>
```

Rules

```
rule rule name [rule predicate] ;
  action statements
endrule[: rule name]
rules [: rules name]
  variable declaration or variable assignment
endrules[: rules name]
```

Action Block

```
action [: action name] ;
   action statements
endaction [:action name]
```

Value Method Definition

```
method Type method name ({parameter})
  [if (method predicate)];
        method body statements
        return statement
endmethod [:method name]
```

Action Method Definition

```
method Action method name ({parameter})
  [if (method predicate)];
        method body statements
endmethod [:method name]
```

ActionValue Method Definition

```
method ActionValue method name({parameter})
  [if (method_predicate)];
        method body statements
        return statement
endmethod [:method name]
```

Variable Declaration and Initialization

```
Type {variable name [= expression ]};
example:
   Integer x = 16, y = 32;
   int a[20], b[40];
   Int#(5) xs[2][4] = {\{1,2,3,4\},}
                        {5,6,7,8}};
```

Variable Assignment

```
variable name = expression ;
example:
  x = 23;
  b = foo.bar(x);
```

ActionValue Assignment Statement

```
Special <- notation used to perform the action and return the
```

```
type identifier <- expression ;</pre>
identifier <- expression ;
```

Implicit Type Declaration and Initialization

```
let identifier = expression ;
```

if expression is actionvalue method

```
let identifier <- expression ;</pre>
example:
  let n = valueof(Buffsize);
  let z <- rndm.get;</pre>
```

Register Read and Write

```
register name <= expression ;
example:
    state <= state + 1; // same as: state._write (state.read() + 1)
```

Enumeration

```
typedef enum {{Elements}} Type name
   [deriving (Typeclass)];
  typedef enum {Red, White, Blue} Color
         deriving (Eq, Bits);
```

Structure (struct value contains member1 and member2, etc.) typedef struct {Type member1;...; Type memberN} Type name [#{[numeric] type type variable}] [deriving (Typeclass)]; example: typedef struct {Int x; Int y;} Coord deriving (Eq, Bits); Declaration and initialization of a structure variable Type variable name = Type{member:expression} Coord c1 = Coord{x:1, y:foo}; Update of a structure variable c1.x = c1.x + 5: **Structure member selection** xposition = cl.x; Tagged Union (union value contains member1 or member2)

```
typedef union tagged {type Member1; ...;
  type MemberN;} Type name [#...[numeric]
  type type variable];
example:
  typedef union tagged { void Invalid;
                  int Valid; } MaybeInt;
```

Declaration and initialization of a tagged union

```
Type variable name = Member expression ;
  MaybeInt x = tagged Valid 5;
```

Pattern Matching

Tagged Union

```
tagged Member [ pattern ]
```

Structure

```
tagged Type [ member:pattern ]
```

Tuple

tagged {pattern, pattern}

Pattern Matching Examples

Pattern matching in a case statement

```
case (f(a)) matches
   tagged Valid .x : return x;
   tagged Invalid: return 0;
endcase
```

Pattern matching in an if statement

```
if (x matches tagged Valid .n &&& n > 5...)
```

Pattern Matching Assignment Statement

```
match pattern = expression ;
example:
   Tuple2#(Bits(32) x, Bool y) a tuple;
   match {.a, .b} = a tuple ;
```

Function Definition

```
function type function name ([{arguments}])
   [provisos];
        function body statements
        return statement
endfunction [: function name]
```

```
Attributes
(* {attribute [= expression ]}*)
           Module Attributes (top-level only)
synthesize
RST N = "string"
CLK = "string"
always ready [= "interface method"]
always enabled [= "interface method"]
descending urgency = "{rule names}"
preempts = "{rule names, (list rule names)]}"
doc = "string"
                 Method Attributes
always ready [= "interface method"]
always enabled [= "interface method"]
ready = "string"
enable = "string"
result = "string"
prefix = "string"
port = "string"
                 Interface Attributes
always ready [= "interface method"]
always enabled [= "interface method"]
          Function Attributes (top-level only)
noinline
                   Rule Attributes
fire when enabled
no implicit conditions
descending urgency = "{rule names}"
preempts "{rule names, [(list rule names)]}"
            System Tasks and Functions
$display
                       Sfinish
                       $stop
Swrite
$fopen
                       $dumpon
$fdisplay
                       $dumpoff
$fwrite
                       $dumpvars
$fgetc
                       $test$plusargs
$fflush
                       Stime
$fclose
                       $stime
$ungetc
               Importing C Functions
import "BDPI" [c function name =] function
 Return type function name [{argument}])
  [provisos];
            Importing Verilog Modules
import "BVI" [verilog module_name] =
 module [[Type]] module name [# ({parameter})]
  ({Ifc type ifc name}) [provisos];
       module statements
       importBVI statements
endmodule [: module_name]
```

importBVI Statements

```
parameter parameter name = expression ;
port port name = expression ;
default clock clock name
   [(port name, port_name)][= expression];
input clock clock name [(port name,
   port name)] = expression;
output clock clock name
   (port name [,port name]);
no reset;
default reset clock name ([port name])
   [= expression];
input reset clock name
   ([port name]) = expression;
output reset clock name ( port name );
ancestor ( clock1, clock2 );
same family ( clock1, clock2 );
method [output port] method name
   ({input ports}) [enable enable port]
   [ready ready port][clocked by
clock name] [reset by clock name];
schedule ({method name}) operator
   ({method name});
       operators are CF, SB, SBR, and C
path (port_name1, port_name2) ;
              Defined Interfaces
```

Reg

```
interface Reg #(type a type);
  method Action write(a type x1);
  method a type read();
endinterface: Req
                 PulseWire
```

```
interface PulseWire;
    method Action send();
    method Bool read();
endinterface
```

Wire

typedef Reg#(a type) Wire#(type a type);

Defined Modules

Reg

```
module mkReg#(a type resetval)
(Reg#(a type));
module mkRegU(Reg#(a type));
module mkRegA#(a type
resetval)(Reg#(a type));
                    Wire
module mkWire(Wire#(a type));
                 BypassWire
module mkBypassWire(Wire#(a type));
                   DWire
module mkDWire#(a type defaultval)
       (Wire#(a type));
```

PulseWire

module mkPulseWire(PulseWire);

Library Packages

```
FIFOFs (import FIFOF::*; )
               see LRM for additional FIFOs
Interface
interface FIFOF #(type a_type);
    method Action enq(a_type x1);
    method Action deq();
    method a type first();
    method Bool notFull();
    method Bool notEmpty();
    method Action clear();
endinterface: FIFOF
Modules
module mkFIFOF# (FIFO#(a type));
module mkFIFOF1#(FIFO#(a_type));
module mkSizedFIFOF#(Integer n)(FIFO#(a type));
module mkLFIFOF#(FIFO#(a_type));
            Get/Put (import GetPut::*;)
Interfaces
interface Get#(type a_type);
    method ActionValue#(a type) get();
endinterface: Get
interface Put#(type a type);
    method Action put(a type x1);
endinterface: Put
Type
typedef Tuple2#( Get#(a type), Put#(a type) )
                  GetPut#(type a type);
Connectable (import Connectable::*;)
Typeclass
    typeclass Connectable#(type a , type b) ;
Module
    mkConnection#(a x1, b x2);
       Client/Server (import ClientServer::*;)
Interfaces
    interface Client#(type req type, type
    resp type);
        interface Get#(req_type) request;
        interface Put#(resp type) response;
    endinterface: Client
    interface Server#(type req type, type
    resp type);
        interface Put#(req type) request;
        interface Get#(resp_type) response;
    endinterface: Server
Type
    typedef Tuple2#(Client#(req_type, resp_type),
    Server#(req_type,resp_type))
           ClientServer#(type req_type, type resp_type);
```

BSV Example

```
package Counter;
interface Counter#(type count t);
    method count t read();
    method Action load(count t newval);
    method Action increment();
    method Action decrement();
endinterface
module mkCounter(Counter#(count t))
        provisos(Arith#(count_t), Bits#(count_t,
count t sz));
    Reg#(count_t) value <- mkReg(0);</pre>
    PulseWire increment_called <- mkPulseWire();</pre>
    PulseWire decrement called <- mkPulseWire();
    rule do increment(increment called && !
decrement called);
        value <= value + 1;
    endrule
    rule do decrement(!increment called &&
decrement called);
        value <= value - 1;</pre>
    endrule
    method count t read();
        return value;
    endmethod
    method Action load(count_t newval);
        value <= newval:</pre>
    endmethod
    method Action increment();
        increment called.send();
    endmethod
    method Action decrement();
        decrement called.send();
    endmet.hod
endmodule
endpackage: Counter
```