Nom: Megri

Prénom: Tarek

## Partie 1:

END ARCHITECTURE;

```
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY devoir IS
             PORT (
i1, i2, clk, rst : IN STD_LOGIC;
z : OUT STD_LOGIC);
ARCHITECTURE behavioral OF devoir IS
TYPE etats IS (p1, p2, p3, p4);
SIGNAL state : etats;
             PROCESS (clk, rst)
BEGIN
IF (rst = '1') THEN
                        IF (rst = '1') THEN
    state <= p1;

ELSIF (clk = '1' AND clk'event) THEN
    CASE state IS
    WHEN p1 =>
        IF (i1 = '0' AND i2 = '0') THEN
        z <= '0';
        state <= p1;

ELSIF (i1 = '1' AND i2 = '0') THEN
        z <= '0';
        state <= p2;

ELSIF (i1 = '0' AND i2 = '1') THEN
        z <= '1';
        state <= p4;

END IF;
                                                      WHEN p2 =>
                                                                EN p2 =>
IF (i1 = '1' AND i2 = '0') THEN
z < '0';
state <= p2;
ELSIF (i1 = '0' AND i2 = '0') THEN
z <= '1';
state <= p1;
ELSIF (i1 = '1' AND i2 = '1') THEN
z <= '0';
state <= p3;
END IF;
                                                                  END IF;
                                                      WHEN p3 =>
                                                                N p3 =>

IF (i1 = '1' AND i2 = '1') THEN

z <= '0';

state <= p3;

ELSIF (i1 = '1' AND i2 = '0') THEN

z <= '1';

state <= p2;

ELSIF (i1 = '0' AND i2 = '1') THEN

z <= '0';

state <= p4;

END IF;
                                                    WHEN p4 =>

IF (i1 = '0' AND i2 = '1') THEN

z < '0';

state <= p4;

ELSIF (i1 = '1' AND i2 = '1') THEN

z < '1';

state <= p3;


ELSIF (i1 = '0' AND i2 = '0') THEN

z < '0';

state <= p1;

END IF;

CASE;
                         END CASE;
END IF;
           END PROCESS;
```



## Partie 2 :

