

SSD1619A

Product Preview

**400 Source x 300 Gate Red/Black/White
Active Matrix EPD Display Driver with Controller**

This document contains information on a product under development. Solomon Systech reserves the right to change or discontinue this product without notice.

<http://www.solomon-systech.com>

SSD1619A

Rev 0.10

P 1/48

Dec 2016

Copyright © 2016 **Solomon Systech Limited**

Appendix: IC Revision history of SSD1619A Specification

Version	Change Items	Effective Date
0.10	1 st Release	29-Dec-16

CONTENTS

1	GENERAL DESCRIPTION	5
2	FEATURES	5
3	ORDERING INFORMATION	6
4	BLOCK DIAGRAM	6
5	PIN DESCRIPTION	7
6	FUNCTIONAL BLOCK DESCRIPTION	10
6.1	MCU INTERFACE	10
6.1.1	MCU INTERFACE SELECTION	10
6.1.2	MCU SERIAL INTERFACE (4-WIRE SPI)	10
6.1.3	MCU SERIAL PERIPHERAL INTERFACE (3-WIRE SPI)	11
6.2	RAM	12
6.3	OSCILLATOR	13
6.4	BOOSTER & REGULATOR	13
6.5	VCOM SENSING	13
6.6	GATE WAVEFORM, PROGRAMMABLE SOURCE AND VCOM WAVEFORM	14
6.7	WAVEFORM SETTING	15
6.8	OTP	16
6.8.1	THE OTP INFORMATION	16
6.8.2	THE OTP CONTENT AND ADDRESS MAPPING	16
6.9	TEMPERATURE SEARCHING MECHANISM	17
6.10	EXTERNAL TEMPERATURE SENSOR I2C SINGLE MASTER INTERFACE	18
6.11	CASCADE MODE	18
6.12	VCI DETECTION	18
6.13	HV READY DETECTION	18
7	COMMAND TABLE	19
8	COMMAND DESCRIPTION	35
8.1	DRIVER OUTPUT CONTROL (01H)	35
8.2	GATE SCAN START POSITION (0FH)	37
8.3	DATA ENTRY MODE SETTING (11H)	38
8.4	SET RAM X - ADDRESS START / END POSITION (44H)	39
8.5	SET RAM Y - ADDRESS START / END POSITION (45H)	39
8.6	SET RAM ADDRESS COUNTER (4EH-4FH)	39
9	TYPICAL OPERATING SEQUENCE	40
9.1	NORMAL DISPLAY	40
9.2	VCOM OTP PROGRAM	41
9.3	WS OTP PROGRAM	42
10	ABSOLUTE MAXIMUM RATING	43
11	ELECTRICAL CHARACTERISTICS	43
12	AC CHARACTERISTICS	45
12.1	OSCILLATOR FREQUENCY	45
12.2	SERIAL PERIPHERAL INTERFACE	45
13	APPLICATION CIRCUIT	46
14	PACKAGE INFORMATION	47

TABLES

TABLE 3-1 : ORDERING INFORMATION	6
TABLE 5-1 : MCU INTERFACE SELECTION	8
TABLE 6-1 : INTERFACE PINS ASSIGNMENT UNDER DIFFERENT MCU INTERFACE.....	10
TABLE 6-2 : CONTROL PINS STATUS OF 4-WIRE SPI.....	10
TABLE 6-3 : CONTROL PINS STATUS OF 3-WIRE SPI.....	11
TABLE 6-4 : LUT MAPPING TO RAM CONTENT FOR MONO BLACK WHITE AND MONO RED	12
TABLE 6-5 : RAM ADDRESS MAP ACCORDING TO ABOVE CONDITION.....	12
TABLE 6-6 : VS [nX-LUTn] VALUE MAPPING TABLE	14
TABLE 7-1: COMMAND TABLE	19
TABLE 10-1 : MAXIMUM RATINGS.....	43
TABLE 11-1: DC CHARACTERISTICS	43
TABLE 11-2: REGULATORS CHARACTERISTICS.....	44
TABLE 12-1: OSCILLATOR FREQUENCY	45
TABLE 12-2 : SERIAL PERIPHERAL INTERFACE TIMING CHARACTERISTICS	45
TABLE 13-1: COMPONENT LIST FOR SSD1619A APPLICATION CIRCUIT	46

FIGURES

FIGURE 4-1 : SSD1619A BLOCK DIAGRAM	6
FIGURE 6-1 : WRITE PROCEDURE IN 4-WIRE SPI MODE.....	10
FIGURE 6-2 : READ PROCEDURE IN 4-WIRE SPI MODE	11
FIGURE 6-3 : WRITE PROCEDURE IN 3-WIRE SPI	11
FIGURE 6-4 : READ PROCEDURE IN 3-WIRE SPI MODE	12
FIGURE 6-5 : GATE WAVEFORM AND PROGRAMMABLE SOURCE AND VCOM WAVEFORM ILLUSTRATION	14
FIGURE 6-6 : VS[nX-LUT] AND TP[n] MAPPING IN LUT	15
FIGURE 6-7 : THE WAVEFORM SETTING MAPPING IN OTP FOR WAVEFORM SETTING AND TEMPERATURE RANGE.....	16
FIGURE 6-8 : WAVEFORM SETTING AND TEMPERATURE RANGE # MAPPING	17
FIGURE 6-9 : EXAMPLE TEMPERATURE RANGE	17
FIGURE 8-1: OUTPUT PIN ASSIGNMENT ON DIFFERENT SCAN MODE SETTING	36
FIGURE 8-2: EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING	37
FIGURE 12-1: SPI TIMING DIAGRAM	45
FIGURE 13-1: SCHEMATIC OF SSD1619A APPLICATION CIRCUIT	46
FIGURE 14-1 : SSD1619AZ DIE TRAY INFORMATION	47

1 General Description

The SSD1619A is an Active Matrix EPD Display Driver with Controller which can support Red/Black/White. It consists of 400 source outputs, 300 gate outputs, 1 VCOM and 1 VBD for border that can support a maximum display resolution 400x300. In addition, the SSD1619A has a cascade mode that can support higher display resolution.

The SSD1619A embeds booster, regulators and oscillator. Data/Commands are sent from general MCU through the hardware selectable Serial peripheral.

2 Features

- Design for dot matrix type active matrix EPD display
- Support Red/Black/White mono color
- Resolution: 400 source outputs; 300 gate outputs; 1 VCOM; 1VBD for border.
- Power supply:
 - VCI: 2.2 to 3.7V
 - VDDIO: Connect to VCI
 - VDD: 1.8V, regulate from VCI supply
- On chip display RAM
 - Mono B/W: 400x300 bits
 - Mono Red: 400x300 bits
- On-chip booster and regulator for generating VCOM, Gate and Source driving voltage.
- Gate driving output voltage:
 - 2 levels output (VGH, VGL).
 - Max 40Vp-p.
 - VGH: 10V to 20V; VGL: -VGH.
 - Voltage adjustment step: 500mV.
- Source / VBD driving output voltage:
 - 4 levels output (VSH1, VSS, VSL, and VSH2).

- | |
|--|
| <ul style="list-style-type: none">• VSH1/VSH2: 2.4V to 17V (Voltage step: 100mV for 2.4V to 8.8V, 200mV for 8.8V to 17V.)• VSL: -9V to -17V (Voltage step: 500mV) |
|--|

- VCOM output voltage

DCVCOM	ACVCOM
<ul style="list-style-type: none">• -3V to -0.2V in 100mV resolution	<ul style="list-style-type: none">• 3 levels output<ul style="list-style-type: none">➤ VSH1+DCVCOM➤ DCVCOM➤ VSL+DCVCOM

- Built in VCOM sensing
- Support internal generation of OTP programming voltage
- On-chip oscillator.
- Programmable output waveform for different types of EPD display:
 - 28 phases (4 phases/group, 7 groups with repeat function)
 - 1 to 256 times for repeat count
 - Max. 255 frame/phase
- On-chip OTP can store Waveform Setting (max. 25 sets) including (LUT, gate/source voltage, frame rate and Temperature Range), VCOM value and waveform version ID
- Reserve 10-byte OTP space for module identification
- Adjustable frame rate from 15Hz to 200Hz (Remark: For Gate setting as 300 MUX)
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Read OTP function
- Built-in CRC checking method for waveform setting and temperature range in OTP.
- Support display partial update
- Auto write RAM command for regular pattern
- I2C Single Master Interface to read external temperature sensor reading.
- Internal Temperature Sensor
- Cascade mode to support higher display resolution.
- MCU interface: Serial peripheral.
- Maximum SPI write speed 20MHz
- Available in COG package

3 ORDERING INFORMATION

Table 3-1 : Ordering Information

Ordering Part Number	Package Form	Remark
SSD1619AZ	Gold Bump Die	Bump Face Up On Waffle pack Die thickness: 300um Bump height: 12um

4 Block Diagram




Figure 4-1 : SSD1619A Block Diagram

5 PIN DESCRIPTION

Key: I = Input, O =Output, IO = Bi-directional (input/output), P = Power pin, C = Capacitor Pin

NC = Not Connected, Pull L =connect to V_{SS}, Pull H = connect to V_{DDIO}

Pin name	Type	Connect to	Function	Description	When not in use
Input power					
VCI	P	Power Supply	Power Supply	Power input pin for the chip.	-
VCIA	P	Power Supply	Power Supply	Power input pin for the chip. - Connect to VCI in the application circuit.	-
VDDIO	P	Power Supply	Power for interface logic pins	Power input pin for the Interface. - Connect to VCI in the application circuit.	-
VDD	P	Capacitor	Regulator output	Core logic power pin VDD can be regulated internally from VCI. - For the single chip application, a capacitor should be connected between VDD and VSS under all circumstances. - For the cascade mode application, a capacitor should be connected between VDD and VSS in the master chip under all circumstances. For the slave chip, the capacitor is not necessary as VDD will be supplied from the cascade master chip externally.	-
EXTVDD	I	VDDIO/ VSS	Regulator bypass	This pin is VDD regulator bypass pin. For the single chip application, EXTVDD should be connected to VSS in the application circuit. - For the cascade mode application, EXTVDD of the master chip should be connected to VSS while EXTVDD of the slave chip should be connected to VDDIO in the application circuit.	-
VSS	P	VSS	GND	Ground (Digital).	-
VSSA	P	VSS	GND	Ground (Analog) - Connect to VSS in the application circuit.	-
VSSBG	P	VSS	GND	Ground (Reference) pin. - Connect to VSS in the application circuit.	-
VSSGS	P	VSS	GND	Ground (Output) pin. - Connect to VSS in the application circuit.	-
VPP	P	Power Supply	OTP power	Power Supply for OTP Programming.	Open
Digital I/O					
SCL	I	MPU	Data Bus	Serial clock pin for interface: Refer to Session 6.1 - MCU Interface.	-
SDA	I/O	MPU	Data Bus	Serial data pin for interface: Refer to Session 6.1 - MCU Interface.	
CS#	I	MPU	Logic Control	This pin is the chip select input connecting to the MCU. Refer to Session 6.1 - MCU Interface.	VDDIO or VSS
D/C#	I	MPU	Logic Control	This pin is Data/Command control pin connecting to the MCU. Refer to Session 6.1- MCU Interface.	VDDIO or VSS
RES#	I	MPU	System Reset	This pin is reset signal input. Active Low.	-

Pin name	Type	Connect to	Function	Description	When not in use						
BUSY	O	MPU	Device Busy Signal	<p>This pin is Busy state output pin</p> <p>When Busy is High, the operation of the chip should not be interrupted, and command should not be sent.</p> <p>For example., The chip would put Busy pin High when</p> <ul style="list-style-type: none">- Outputting display waveform; or- Programming with OTP- Communicating with digital temperature sensor <p>In the cascade mode, the BUSY pin of the slave chip should be left open.</p>	Open						
M/S#	I	VDDIO/VSS	Cascade Mode Selection	<p>This pin is Master and Slave selection pin.</p> <ul style="list-style-type: none">- For the single chip application, the M/S# pin should be connected to VDDIO.- In the cascade mode: For Master Chip, the M/S# pin should be connected to VDDIO. For Slave Chip, the M/S# pin should be connected to VSS. The oscillator and the booster & regulator circuits of the slave chip will be disabled. The corresponding pins including CL, VDD, VDDIO, VGH, VGL, VSH1, VSH2, VSL and VCOM must be connected to the master chip.	-						
CL	I/O	NC	Clock signal	<p>This is the clock signal pin.</p> <ul style="list-style-type: none">- For the single chip application, the CL pin should be left open.- In the cascade mode, the CL pin of the slave chip should be connected to the CL pin of the master chip.	Open						
BS1	I	VDDIO/VSS	MCU Interface Mode Selection	<p>These pins are for selecting different bus interface.</p> <p>Table 5-1 : MCU interface selection</p> <table><tr><td>BS1</td><td>MCU Interface</td></tr><tr><td>L</td><td>4-wire SPI</td></tr><tr><td>H</td><td>3-wire SPI (9 bits SPI)</td></tr></table>	BS1	MCU Interface	L	4-wire SPI	H	3-wire SPI (9 bits SPI)	-
BS1	MCU Interface										
L	4-wire SPI										
H	3-wire SPI (9 bits SPI)										
TSDA	I/O	Temperature sensor SDA	Interface to Digital Temp. Sensor	<p>This pin is I²C Interface to digital temperature sensor Data pin.</p> <p>External pull up resistor is required when connecting to I²C slave.</p>	Open						
TSCL	O	Temperature sensor SCL	Interface to Digital Temp. Sensor	<p>This pin is I²C Interface to digital temperature sensor Clock pin.</p> <p>External pull up resistor is required when connecting to I²C slave.</p>	Open						
Analog Pin											
GDR	O	POWER MOSFET Driver Control	VGH, VGL Generation	N-Channel MOSFET gate drive control pin.	-						
RESE	I	Booster Control Input		Current sense input pin for the control Loop.	-						
VGH	C	Stabilizing capacitor		<p>Positive Gate driving voltage.</p> <p>Connect a stabilizing capacitor between VGH and VSS in the application circuit.</p>	-						
VGL	C	Stabilizing capacitor		<p>This pin is Negative Gate driving voltage.</p> <p>Connect a stabilizing capacitor between VGL and VSS in the application circuit.</p>	-						

Pin name	Type	Connect to	Function	Description	When not in use
VSH1	C	Stabilizing capacitor	VSH1, VSH2, VSL Generation	This pin is Positive Source driving voltage, VSH1 Connect a stabilizing capacitor between VSH1 and VSS in the application circuit.	-
VSH2	C	Stabilizing capacitor		This pin is Positive Source driving voltage, VSH2 Connect a stabilizing capacitor between VSH2 and VSS in the application circuit.	
VSL	C	Stabilizing capacitor		This pin is Negative Source driving voltage. Connect a stabilizing capacitor between VSL and VSS in the application circuit.	-
VCOM	C	Panel/ Stabilizing capacitor	VCOM Generation	These pins are VCOM driving voltage Connect a stabilizing capacitor between VCOM and VSS in the application circuit.	-
Panel Driving					
S [399:0]	O	Panel	Source driving signal	Source output pin.	Open
G [299:0]	O	Panel	Gate driving signal	Gate output pin.	Open
VBD	O	Panel	Border driving signal	Border output pin.	Open
Others					
NC	NC	NC	Not Connected	Keep open. Don't connect with other NC pins.	Open
RSV	NC	NC	Reserved	This is a reserved pin, keep floating	Open
TPA, TPB, TPC, TPD, TPF, FB	NC	NC	Reserved for Testing	Reserved pins. - Keep open. - Don't connect to other NC pins and test pins including TPA, TPB, TPC, TPD, TPE, TPF and FB.	Open
GD [3:0]	O	NC	Not Connected	Reserved pins. - Keep open.	Open
TIN	I	NC	Reserved for Testing	Reserved pins. - Keep open.	Open
TPE	O	NC			Open

6 Functional Block Description

6.1 MCU Interface

6.1.1 MCU Interface selection

The SSD1619A can support 3-wire/4-wire serial peripheral. In the SSD1619A, the MCU interface is pin selectable by BS1 shown in Table 6-1.

Note

- (1) L is connected to V_{SS}
- (2) H is connected to V_{DDIO}

Table 6-1 : Interface pins assignment under different MCU interface

MCU Interface	Pin Name					
	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	Connect to V_{SS}	Required	Required	Required	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Connect to V_{DDIO}	Required	Required	Connect to V_{SS}	SCL	SDA

6.1.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 6-2

Table 6-2 : Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	H	L

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal
- (3) SDA(Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 6-1 : Write procedure in 4-wire SPI mode




Figure 6-2 : Read procedure in 4-wire SPI mode

6.1.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or write data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Table 6-3 : Control pins status of 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	Tie LOW	L
Write data	↑	Data bit	Tie LOW	L

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal




Figure 6-3 : Write procedure in 3-wire SPI

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35), SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-4 shows the read procedure in 3-wire SPI.




Figure 6-4 : Read procedure in 3-wire SPI mode

6.2 RAM

The On chip display RAM is holding the image data.

1 set of RAM is built for Mono B/W. The RAM size is 400x300 bits.

1 set of RAM is built for Mono Red. The RAM size is 400x300 bits.

Table 6-4 : LUT mapping to RAM content for Mono Black White and Mono Red

R	B/W	LUT
0	0	LUT 0
0	1	LUT 1
1	0	LUT 2
1	1	LUT 3

In order to write the image data into the display RAM, it is necessary to define the Data Entry Mode Setting (Command 0x11h), the Driver Output Control (Command 0x01h) and the Gate Scan Start Position (Command 0x0Fh). The following is an example to show how to set these commands. And, Table 6-5 is the corresponding RAM address mapping of these command settings.

- Command "Data Entry Mode Setting" R11h is set to:

Address Counter update in X direction	AM=0
X: Increment	ID[1:0] =11
Y: Increment	

- Command "Driver Output Control" R01h is set to:

300 Mux		MUX = 12Bh
Select G0 as 1 st gate		GD = 0
Left and Right gate Interlaced		SM = 0
Scan From G0 to G299		TB = 0

- Command "Gate Scan Start Position" R0Fh is set to:

Set the Start Position of Gate = G0	SCN=0
-------------------------------------	-------

- Then the data byte sequence: DB0, DB1, DB2 ... DB18 ... DB19, DB20 ... DB14999

Table 6-5 : RAM address map according to above condition

		S0	S1	S2	S3	S4	S5	S6	S7	S392	S393	S394	S395	S396	S397	S398	S399
		00h								31h									
G0	00h	DB0 [7]	DB0 [6]	DB0 [5]	DB0 [4]	DB0 [3]	DB0 [2]	DB0 [1]	DB0 [0]	DB49 [7]	DB49 [6]	DB49 [5]	DB49 [4]	DB49 [3]	DB49 [2]	DB49 [1]	DB49 [0]
G1	01h	DB50 [7]	DB50 [6]	DB50 [5]	DB50 [4]	DB50 [3]	DB50 [2]	DB50 [1]	DB50 [0]	DB99 [7]	DB99 [6]	DB99 [5]	DB99 [4]	DB99 [3]	DB99 [2]	DB99 [1]	DB99 [0]
...
...
G298	12Ah	DB14900 [7]	DB14900 [6]	DB14900 [5]	DB14900 [4]	DB14900 [3]	DB14900 [2]	DB14900 [1]	DB14900 [0]	DB14949 [7]	DB14949 [6]	DB14949 [5]	DB14949 [4]	DB14949 [3]	DB14949 [2]	DB14949 [1]	DB14949 [0]
G299	12Bh	DB14950 [7]	DB14950 [6]	DB14950 [5]	DB14950 [4]	DB14950 [3]	DB14950 [2]	DB14950 [1]	DB14950 [0]	DB14999 [7]	DB14999 [6]	DB14999 [5]	DB14999 [4]	DB14999 [3]	DB14999 [2]	DB14999 [1]	DB14999 [0]


Source
X-
ADDR

6.3 Oscillator

The oscillator module generates the clock reference for waveform timing and analog operations.

6.4 Booster & Regulator

A voltage generation system is included in the driver. It provides all necessary driving voltages required for an AMEPD panel including VGH, VGL, VSH1, VSH2, VSL and VCOM. External application circuit is needed to make the on-chip booster & regulator circuit work properly.



6.5 VCOM Sensing

This functional block provides the scheme to select the optimal VCOM DC level. The sensed value can be programmed into OTP.

The flow of VCOM sensing:

- Active Gate is scanning during the VCOM sense Period.
- Source are VSS.
- VCOM pin used for sensing.
- During Sensing period, BUSY is high.
- After Sensing, Active Gate return to non-select stage.

6.6 Gate waveform, Programmable Source and VCOM waveform

- There are 7 groups, each group contains 4 phases, totally 28 phases for programmable Source waveform with different phase length.
- The phase length of LUT0~LUT4 is defined as TP[nX]
 - The range of TP[nX] is from 0 to 255.
 - n represents the Group number from 0 to 6; X represents the sub-group number from A to D.
 - TP[nX] = 0 indicates phase skipped.
- The repeat count of group is defined as RP[n], which is used for the count of repeating TP[nA] , TP[nB], TP[nC] and TP[nD];
 - The range of RP[n] is from 0 to 255.
 - n represents the Group number from 0 to 6;
 - RP[n] = 0 indicates run time =1,
- Source/VCOM Voltage Level: VS [nX-LUT] is constant in each phase.
- VS [nX-LUTn] indicates the voltage in phase n for transition LUT.
 - 00 – VSS
 - 01 – VSH1
 - 10 – VSL
 - 11 – VSH2

Table 6-6 : VS [nX-LUTn] value mapping table

LUT0	B	00 – VSS, 01 – VSH1, 10 – VSL, 11-VSH2
LUT1	W	00 – VSS, 01 – VSH1, 10 – VSL, 11-VSH2
LUT2	R	00 – VSS, 01 – VSH1, 10 – VSL, 11-VSH2
LUT3	R	Assign as the same as LUT2
LUT4	VCOM	00 –DCVCOM, 01 – VSH1+DCVCOM, 10 – VSL+ DCVCOM

- VS [nX-LUT], TP[nX], RP[n], VSH , VSL are stored in waveform lookup table register [LUT].




Figure 6-5 : Gate waveform and Programmable Source and VCOM waveform illustration

6.7 Waveform Setting

WAVEFORM SETTING (WS) contains 76bytes, which define the display driving waveform settings. They are arranged in following format figure shown

	D7	D6	D5	D4	D3	D2	D1	D0
0	VS[0A-L0]		VS[0B-L0]		VS[0C-L0]		VS[0D-L0]	
1	VS[1A-L0]		VS[1B-L0]		VS[1C-L0]		VS[1D-L0]	
2	VS[2A-L0]		VS[2B-L0]		VS[2C-L0]		VS[2D-L0]	
3	VS[3A-L0]		VS[3B-L0]		VS[3C-L0]		VS[3D-L0]	
4	VS[4A-L0]		VS[4B-L0]		VS[4C-L0]		VS[4D-L0]	
5	VS[5A-L0]		VS[5B-L0]		VS[5C-L0]		VS[5D-L0]	
6	VS[6A-L0]		VS[6B-L0]		VS[6C-L0]		VS[6D-L0]	
7	VS[0A-L1]		VS[0B-L1]		VS[0C-L1]		VS[0D-L1]	
...								
...								
31	VS[3A-L4]		VS[3B-L4]		VS[3C-L4]		VS[3D-L4]	
32	VS[4A-L4]		VS[4B-L4]		VS[4C-L4]		VS[4D-L4]	
33	VS[5A-L4]		VS[5B-L4]		VS[5C-L4]		VS[5D-L4]	
34	VS[6A-L4]		VS[6B-L4]		VS[6C-L4]		VS[6D-L4]	
35	TP[0A]							
36	TP[0B]							
37	TP[0C]							
38	TP[0D]							
39	RP[0]							
40	TP[1A]							
41	TP[1B]							
42	TP[1C]							
43	TP[1D]							
44	RP[1]							
...	...							
...	...							
65	TP[6A]							
66	TP[6B]							
67	TP[6C]							
68	TP[6D]							
69	RP[6]							
70	VGH							
71	VSH1							
72	VSH2							
73	VSL							
74	Frame 1							
75	Frame 2							

Figure 6-6 : VS[nX-LUT] and TP[n] mapping in LUT

WS can be accessed by MCU interface or loaded from OTP.

5 registers are involved to set WS from MCU interface

- WS byte 0~69, the content of VS [n-XY], TP [n#], RP[n], are the parameter belonging to Register 0x32
- WS byte 70, the content of gate level, is the parameter belonging to Register 0x03.
- WS byte 71~73, the content of source level, is the parameter belonging to Register 0x04.
- WS byte 74, the content of dummy line, is the parameter belonging to Register 0x3A.
- WS byte 75, the content of gate line width, is the parameter belonging to Register 0x3B.

6.8 OTP

6.8.1 The OTP information

The OTP is the non-volatile memory and stored the information of:

- 25 set of WAVEFORM SETTING (WS), including (LUT, gate/source voltage and frame rate)
- 25 set of TEMPERATURE RANGE (TR). which consist of
 - Lower limit (TEMP [m-L]) and Upper limit (TEMP [m-H]) for each set of WS#.
- VCOM value.
- Waveform version ID

Remark:

- WS [m] means the waveform setting of temperature set m, the configuration are same as the definition in LUT. The corresponding low temperature range of WS[m] defined as TEMP [m-L] and high range defined as TEMP [m-H]
- Load WS [m] from OTP for LUT if Temp [m-L] < Temperature Register <= Temp [m-H]

6.8.2 The OTP content and address mapping

The mapping table of OTP for waveform setting and temperature range is shown in Figure 6-7 :

	D7	D6	D5	D4	D3	D2	D1	D0	
0	WS 0								
...									
75									
76	WS 1								
...									
151									
152	WS 2								
...									
227									
228	WS 3								
...									
303									
	...								
1748	WS 23								
...									
1823									
1824	WS 24								
...									
1899									
1900	temp_L[7:0]				temp_L[11:8]				TR0
1901	temp_H[3:0]								
1902	temp_H[11:4]								
1903	TR1								
1904									
1905									
1906	TR2								
1907									
1908									
1909	TR3								
1910									
1911									
1912	TR4								
1913									
1914									
	...								
1969	TR23								
1970									
1971									
1972	TR24								
1973									
1974									

Figure 6-7 : The Waveform setting mapping in OTP for waveform setting and temperature range

6.9 Temperature Searching Mechanism

Legend:

WS#	Waveform Setting no. #
TR#	Temperature Range no. #
LUT	560 bit register storing the waveform setting (volatile)
Temperature register	12bit Register storing reading from temperature sensor (volatile)
OTP	A non-volatile storing 25 sets of waveform setting and 25 set of temperature range
WS_sel_address	an address pointer indicating the selected WS#

OTP (non-volatile)	
WS0	TR0
WS1	TR1
WS2	TR2
WS3	TR3
...	...
WS23	TR23
WS24	TR24

Figure 6-8 : Waveform Setting and Temperature Range # mapping

IC implementation requirement

- 1 Compare temperature register from **TR0 to TR24**, in sequence. **The last match will be recorded**
i.e. If the temperature register fall in both TR3 and TR5. WS5 will be selected
- 2 There is no restriction on the sequence of TR0, TR2.... TR24

Example Temperature Range assignment

Waveform setting	Temperature range	Lower Limit [Hex]	Upper Limit[Hex]
WS0	-128 DegC < Temperature <= 5 DegC	800	050
WS1	5 DegC < Temperature <= 10DegC	050	0A0
WS2	10 DegC < Temperature <= 15DegC	0A0	0F0
WS3	15 DegC < Temperature <= 20DegC	0F0	140
WS4	20 DegC < Temperature <= 25DegC	140	190
WS5	25 DegC < Temperature <= 30DegC	190	1E0
WS6	30 DegC < Temperature <= 35DegC	1E0	230
WS7	35 DegC < Temperature <= 127.9DegC	230	7FF
Others		000	000

Figure 6-9 : Example Temperature Range

User application

- 1 If temperature is 5 DegC, WS0 is selected
- 2 If temperature is 23 DegC, WS4 is selected
- 3 If temperature > 35 DegC, WS7 is selected

6.10 External Temperature Sensor I2C Single Master Interface

The chip provides two I/O lines [TSDA and TSCL] for connecting digital temperature sensor for temperature reading sensing.

TSDA will treat as SDA line and TSCL will treat as SCL line. They are required connecting with external pull-up resistor.

1. If the Temperature value MSByte bit D11 = 0, then
the temperature is positive and value (DegC) = + (Temperature value) / 16
2. If the Temperature value MSByte bit D11 = 1, then
the temperature is negative and value (DegC) = - (2's complement of Temperature value) / 16

12-bit binary (2's complement)	Hexadecimal Value	Decimal Value	Value [DegC]
0111 1111 0000	7F0	2032	127
0111 1110 1110	7EE	2030	126.875
0111 1110 0010	7E2	2018	126.125
0111 1101 0000	7D0	2000	125
0001 1001 0000	190	400	25
0000 0000 0010	002	2	0.125
0000 0000 0000	000	0	0
1111 1111 1110	FFE	-2	-0.125
1110 0111 0000	E70	-400	-25
1100 1001 0010	C92	-878	-54.875
1100 1001 0000	C90	-880	-55

6.11 Cascade Mode

The SSD1619A has a cascade mode that can cascade 2 chips to achieve the display resolution up to 800 (sources) x 300 (gates). The pin M/S# is used to configure the chip. When M/S# is connected to VDDIO, the chip is configured as a master chip. When M/S# is connected to VSS, the chip is configured as a slave chip.

When the chip is configured as a master chip, it will be the same as a single chip application, ie, all circuit blocks will be worked as usual. When the chip is configured as a slave chip, its oscillator and booster & regulator circuit will be disabled. The oscillator clock and all booster voltages will be come from the master chip. Therefore, the corresponding pins including CL, VDD, VGH, VGL, VSH1, VSH2, VSL, VGL and VCOM must be connected to the master chip.

6.12 VCI Detection

The VCI detection function is used to detect the VCI level when it is lower than Vlow, threshold voltage set by register.

In the SSD1619A, there is a command to execute the VCI detection function. When the VCI detection command is issued, the VCI detection will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of VCI, which 0 is normal, 1 is VCI<Vlow.

6.13 HV Ready Detection

The HV Ready detection function is used to detect whether the analog block is ready.

In the SSD1619A, there is a command to execute the HV Ready detection function. When the HV Ready detection command is issued, the HV Ready will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of HV Ready, which 0 is normal, 1 indicate HV is not ready.

7 COMMAND TABLE

Table 7-1: Command Table

Command Table											Command	Description																																																				
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setting A[8:0]= 12Bh [POR], 300 MUX MUX Gate lines setting as (A[8:0] + 1). B[2:0] = 000 [POR]. Gate scanning sequence and direction B[2]: GD Selects the 1st output Gate GD=0 [POR], G0 is the 1st gate output channel, gate output sequence is G0,G1, G2, G3, ... GD=1, G1 is the 1st gate output channel, gate output sequence is G1, G0, G3, G2, ... B[1]: SM Change scanning order of gate driver. SM=0 [POR], G0, G1, G2, G3...299 (left and right gate interlaced) SM=1, G0, G2, G4 ...G298, G1, G3, ...G299 B[0]: TB TB = 0 [POR], scan from G0 to G299 TB = 1, scan from G299 to G0.																																																				
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀																																																						
0	1		0	0	0	0	0	0	0	A ₈																																																						
0	1		0	0	0	0	0	B ₂	B ₁	B ₀																																																						
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage Control	Set Gate driving voltage A[4:0] = 19h [POR] VGH setting from 10V to 20V <table><tr><td>A[4:0]</td><td>VGH</td><td>A[4:0]</td><td>VGH</td></tr><tr><td>03h</td><td>10</td><td>0Fh</td><td>16</td></tr><tr><td>04h</td><td>10.5</td><td>10h</td><td>16.5</td></tr><tr><td>05h</td><td>11</td><td>11h</td><td>17</td></tr><tr><td>06h</td><td>11.5</td><td>12h</td><td>17.5</td></tr><tr><td>07h</td><td>12</td><td>13h</td><td>18</td></tr><tr><td>08h</td><td>12.5</td><td>14h</td><td>18.5</td></tr><tr><td>09h</td><td>13</td><td>15h</td><td>19</td></tr><tr><td>0Ah</td><td>13.5</td><td>16h</td><td>19.5</td></tr><tr><td>0Bh</td><td>14</td><td>17h</td><td>20</td></tr><tr><td>0Ch</td><td>14.5</td><td>Other</td><td>NA</td></tr><tr><td>0Dh</td><td>15</td><td></td><td></td></tr><tr><td>0Eh</td><td>15.5</td><td></td><td></td></tr></table>	A[4:0]	VGH	A[4:0]	VGH	03h	10	0Fh	16	04h	10.5	10h	16.5	05h	11	11h	17	06h	11.5	12h	17.5	07h	12	13h	18	08h	12.5	14h	18.5	09h	13	15h	19	0Ah	13.5	16h	19.5	0Bh	14	17h	20	0Ch	14.5	Other	NA	0Dh	15			0Eh	15.5		
A[4:0]	VGH	A[4:0]	VGH																																																													
03h	10	0Fh	16																																																													
04h	10.5	10h	16.5																																																													
05h	11	11h	17																																																													
06h	11.5	12h	17.5																																																													
07h	12	13h	18																																																													
08h	12.5	14h	18.5																																																													
09h	13	15h	19																																																													
0Ah	13.5	16h	19.5																																																													
0Bh	14	17h	20																																																													
0Ch	14.5	Other	NA																																																													
0Dh	15																																																															
0Eh	15.5																																																															
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀																																																						

Command Table															
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description			
0	0	04	0	0	0	0	0	1	0	0	Source Driving voltage Control	Set Source driving voltage A[7:0] = 41h [POR], VSH1 at 15V B[7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V			
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀					
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀					
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀					
A[7]/B[7] = 1, VSH1/VSH2 voltage setting from 2.4V to 8.8V			A[7]/B[7] = 0, VSH1/VSH2 voltage setting from 9V to 17V			C[7] = 0, VSL setting from -9V to -17V									
A/B[7:0]		VSH1/VSH2		A/B[7:0]		VSH1/VSH2		A/B[7:0]		VSH1/VSH2		C[7:0]		VSL	
8Eh		2.4		AFh		5.7		23h		9		3Ch		14	
8Fh		2.5		B0h		5.8		24h		9.2		3Dh		14.2	
90h		2.6		B1h		5.9		25h		9.4		3Eh		14.4	
91h		2.7		B2h		6		26h		9.6		3Fh		14.6	
92h		2.8		B3h		6.1		27h		9.8		40h		14.8	
93h		2.9		B4h		6.2		28h		10		41h		15	
94h		3		B5h		6.3		29h		10.2		42h		15.2	
95h		3.1		B6h		6.4		2Ah		10.4		43h		15.4	
96h		3.2		B7h		6.5		2Bh		10.6		44h		15.6	
97h		3.3		B8h		6.6		2Ch		10.8		45h		15.8	
98h		3.4		B9h		6.7		2Dh		11		46h		16	
99h		3.5		BAh		6.8		2Eh		11.2		47h		16.2	
9Ah		3.6		BBh		6.9		2Fh		11.4		48h		16.4	
9Bh		3.7		BCh		7		30h		11.6		49h		16.6	
9Ch		3.8		BDh		7.1		31h		11.8		4Ah		16.8	
9Dh		3.9		BEh		7.2		32h		12		4Bh		17	
9Eh		4		BFh		7.3		33h		12.2		Other		NA	
9Fh		4.1		C0h		7.4		34h		12.4					
A0h		4.2		C1h		7.5		35h		12.6					
A1h		4.3		C2h		7.6		36h		12.8					
A2h		4.4		C3h		7.7		37h		13					
A3h		4.5		C4h		7.8		38h		13.2					
A4h		4.6		C5h		7.9		39h		13.4					
A5h		4.7		C6h		8		3Ah		13.6					
A6h		4.8		C7h		8.1		3Bh		13.8					
A7h		4.9		C8h		8.2									
A8h		5		C9h		8.3									
A9h		5.1		CAh		8.4									
AAh		5.2		CBh		8.5									
ABh		5.3		CCh		8.6									
ACh		5.4		CDh		8.7									
ADh		5.5		CEh		8.8									
AEh		5.6		Other		NA									

Command Table											Command	Description																																																								
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0																																																										
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start Control	Booster Enable with Phase 1, Phase 2 and Phase 3 for soft start current and duration setting. A[7:0] -> Soft start setting for Phase1 = 8Bh [POR] B[7:0] -> Soft start setting for Phase2 = 9Ch [POR] C[7:0] -> Soft start setting for Phase3 = 96h [POR] D[7:0] -> Duration setting = 0Fh [POR] Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]: <table><tr><td>Bit[6:4]</td><td>Driving Strength Selection</td></tr><tr><td>000</td><td>1(Weakest)</td></tr><tr><td>001</td><td>2</td></tr><tr><td>010</td><td>3</td></tr><tr><td>011</td><td>4</td></tr><tr><td>100</td><td>5</td></tr><tr><td>101</td><td>6</td></tr><tr><td>110</td><td>7</td></tr><tr><td>111</td><td>8(Strongest)</td></tr></table> <table><tr><td>Bit[3:0]</td><td>Min Off Time Setting of GDR [Time unit]</td></tr><tr><td>0000 ~ 0011</td><td>NA</td></tr><tr><td>0100</td><td>2.6</td></tr><tr><td>0101</td><td>3.2</td></tr><tr><td>0110</td><td>3.9</td></tr><tr><td>0111</td><td>4.6</td></tr><tr><td>1000</td><td>5.4</td></tr><tr><td>1001</td><td>6.3</td></tr><tr><td>1010</td><td>7.3</td></tr><tr><td>1011</td><td>8.4</td></tr><tr><td>1100</td><td>9.8</td></tr><tr><td>1101</td><td>11.5</td></tr><tr><td>1110</td><td>13.8</td></tr><tr><td>1111</td><td>16.5</td></tr></table> D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1 <table><tr><td>Bit[1:0]</td><td>Duration of Phase [Approximation]</td></tr><tr><td>00</td><td>10ms</td></tr><tr><td>01</td><td>20ms</td></tr><tr><td>10</td><td>30ms</td></tr><tr><td>11</td><td>40ms</td></tr></table>	Bit[6:4]	Driving Strength Selection	000	1(Weakest)	001	2	010	3	011	4	100	5	101	6	110	7	111	8(Strongest)	Bit[3:0]	Min Off Time Setting of GDR [Time unit]	0000 ~ 0011	NA	0100	2.6	0101	3.2	0110	3.9	0111	4.6	1000	5.4	1001	6.3	1010	7.3	1011	8.4	1100	9.8	1101	11.5	1110	13.8	1111	16.5	Bit[1:0]	Duration of Phase [Approximation]	00	10ms	01	20ms	10	30ms	11	40ms
Bit[6:4]	Driving Strength Selection																																																																			
000	1(Weakest)																																																																			
001	2																																																																			
010	3																																																																			
011	4																																																																			
100	5																																																																			
101	6																																																																			
110	7																																																																			
111	8(Strongest)																																																																			
Bit[3:0]	Min Off Time Setting of GDR [Time unit]																																																																			
0000 ~ 0011	NA																																																																			
0100	2.6																																																																			
0101	3.2																																																																			
0110	3.9																																																																			
0111	4.6																																																																			
1000	5.4																																																																			
1001	6.3																																																																			
1010	7.3																																																																			
1011	8.4																																																																			
1100	9.8																																																																			
1101	11.5																																																																			
1110	13.8																																																																			
1111	16.5																																																																			
Bit[1:0]	Duration of Phase [Approximation]																																																																			
00	10ms																																																																			
01	20ms																																																																			
10	30ms																																																																			
11	40ms																																																																			
0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀																																																										
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀																																																										
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀																																																										
0	1		0	0	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀																																																										

Command Table																				
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description								
0	0	0F	0	0	0	0	1	1	1	1	Gate scan start position	Set the scanning start position of the gate driver. The valid range is from 0 to 299. A[8:0] = 000h [POR] When TB=0: SCN [8:0] = A[8:0] When TB=1: SCN [8:0] = 299 - A[8:0]								
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀										
0	1		0	0	0	0	0	0	0	A ₈										
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control: <table><tr><td>A[1:0] :</td><td>Description</td></tr><tr><td>00</td><td>Normal Mode [POR]</td></tr><tr><td>01</td><td>Enter Deep Sleep Mode 1</td></tr><tr><td>11</td><td>Enter Deep Sleep Mode 2</td></tr></table> After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver	A[1:0] :	Description	00	Normal Mode [POR]	01	Enter Deep Sleep Mode 1	11	Enter Deep Sleep Mode 2
A[1:0] :	Description																			
00	Normal Mode [POR]																			
01	Enter Deep Sleep Mode 1																			
11	Enter Deep Sleep Mode 2																			
0	1		0	0	0	0	0	0	A ₁	A ₀										
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X increment, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.								
0	1		0	0	0	0	0	A ₂	A ₁	A ₀										
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.								

Command Table																										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description														
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	<p>HV ready detection</p> <p>The command required CLKEN=1 and ANALOGEN=1</p> <p>Refer to Register 0x22 for detail.</p> <p>After this command initiated, HV Ready detection starts.</p> <p>BUSY pad will output high during detection.</p> <p>The detection result can be read from the Status Bit Read (Command 0x2F).</p>														
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	<p>VCI Detection</p> <p>A[2:0] = 100 [POR] , Detect level at 2.3V</p> <p>A[2:0] : VCI level Detect</p> <table><tr><th>A[2:0]</th><th>VCI level</th></tr><tr><td>011</td><td>2.2V</td></tr><tr><td>100</td><td>2.3V</td></tr><tr><td>101</td><td>2.4V</td></tr><tr><td>110</td><td>2.5V</td></tr><tr><td>111</td><td>2.6V</td></tr><tr><td>Other</td><td>NA</td></tr></table> <p>The command required CLKEN=1 and ANALOGEN=1</p> <p>Refer to Register 0x22 for detail.</p> <p>After this command initiated, VCI detection starts.</p> <p>BUSY pad will output high during detection.</p> <p>The detection result can be read from the Status Bit Read (Command 0x2F).</p>	A[2:0]	VCI level	011	2.2V	100	2.3V	101	2.4V	110	2.5V	111	2.6V	Other	NA
A[2:0]	VCI level																									
011	2.2V																									
100	2.3V																									
101	2.4V																									
110	2.5V																									
111	2.6V																									
Other	NA																									
0	1		0	0	0	0	0	A ₂	A ₁	A ₀																

Command Table																						
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description										
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor										
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀												
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor Control (Write to temperature register)	Write to temperature register. A[11:0] = 7FFh [POR]										
0	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄												
0	1		A ₃	A ₂	A ₁	A ₀	0	0	0	0												
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor Control (Read from temperature register)	Read from temperature register.										
1	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄												
1	1		A ₃	A ₂	A ₁	A ₀	0	0	0	0												
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor Control (Write Command to External temperature sensor)	Write Command to External temperature sensor. A[7:0] = 00h [POR], B[7:0] = 00h [POR], C[7:0] = 00h [POR], A[7:6] <table><tr><td>A[7:6]</td><td>Select no of byte to be sent</td></tr><tr><td>00</td><td>Address + pointer</td></tr><tr><td>01</td><td>Address + pointer + 1st parameter</td></tr><tr><td>10</td><td>Address + pointer + 1st parameter + 2nd pointer</td></tr><tr><td>11</td><td>Address</td></tr></table> A[5:0] – Pointer Setting B[7:0] – 1 st parameter C[7:0] – 2 nd parameter The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.	A[7:6]	Select no of byte to be sent	00	Address + pointer	01	Address + pointer + 1st parameter	10	Address + pointer + 1st parameter + 2nd pointer	11	Address
A[7:6]	Select no of byte to be sent																					
00	Address + pointer																					
01	Address + pointer + 1st parameter																					
10	Address + pointer + 1st parameter + 2nd pointer																					
11	Address																					
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀												
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀												
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀												

Command Table																								
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description												
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.												
0	0	21	0	0	1	0	0	0	0	1	Display Update Control 1	RAM content option for Display Update A[7:0] = 00h [POR] A[7:4] Red RAM option <table border="1"><tr><td>0000</td><td>Normal</td></tr><tr><td>0100</td><td>Bypass RAM content as 0</td></tr><tr><td>1000</td><td>Inverse RAM content</td></tr></table> A[3:0] BW RAM option <table border="1"><tr><td>0000</td><td>Normal</td></tr><tr><td>0100</td><td>Bypass RAM content as 0</td></tr><tr><td>1000</td><td>Inverse RAM content</td></tr></table>	0000	Normal	0100	Bypass RAM content as 0	1000	Inverse RAM content	0000	Normal	0100	Bypass RAM content as 0	1000	Inverse RAM content
0000	Normal																							
0100	Bypass RAM content as 0																							
1000	Inverse RAM content																							
0000	Normal																							
0100	Bypass RAM content as 0																							
1000	Inverse RAM content																							
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀														

Command Table													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation A[7:0]= FFh (POR)	
													Parameter (in Hex)
												Enable Clock Signal, Then Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Then Disable ANALOG Then Disable OSC	C7
												Enable Clock Signal, Then Enable ANALOG Then DISPLAY with DISPLAY Mode 2 Then Disable ANALOG Then Disable OSC	CF
												Enable Clock Signal, Then Load LUT with DISPLAY Mode 1	90
												Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 1	B0
												Enable Clock Signal, Then Load LUT with DISPLAY Mode 2	98
												Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 2	B8
												Enable Clock Signal, Then Load LUT with DISPLAY Mode 1 To Disable Clock Signal	91
												Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 1 To Disable Clock Signal	B1
												Enable Clock Signal, Then Load LUT with DISPLAY Mode 2 To Disable Clock Signal	99
												Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 2 To Disable Clock Signal	B9
												Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Then Disable ANALOG Then Disable OSC	47
												Enable ANALOG Then DISPLAY with DISPLAY Mode 2 Then Disable ANALOG Then Disable OSC	4F
												To Enable Clock Signal (CLKEN=1)	80
												To Enable Clock Signal, then Enable ANALOG (CLKEN=1, ANALOGEN=1)	C0
												Enable ANALOG Then DISPLAY with DISPLAY Mode 1	44
												Enable ANALOG Then DISPLAY with DISPLAY Mode 2	4C
												To DISPLAY with DISPLAY Mode 1	04
												To DISPLAY with DISPLAY Mode 2	0C
												To Disable ANALOG, then Disable Clock Signal (CLKEN=0, ANALOGEN=0)	03
												To Disable Clock Signal (CLKEN=0)	01

Command Table												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	<p>After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly</p> <p>For Write pixel: Content of Write RAM(BW) = 1</p> <p>For Black pixel: Content of Write RAM(BW) = 0</p>
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	<p>After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.</p> <p>For Red pixel: Content of Write RAM(RED) = 1</p> <p>For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0</p>
0	0	27	0	0	1	0	0	1	1	1	Read RAM	<p>After this command, data read on the MCU bus will fetch data from RAM [According to parameter of Register 41h to select reading RAM(BW) / RAM(RED)], until another command is written. Address pointers will advance accordingly.</p> <p>The 1st byte of data read is dummy data.</p>
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	<p>Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value.</p> <p>The sensed VCOM voltage is stored in register</p> <p>The command required CLKEN=1 and ANALOGEN=1</p> <p>Refer to Register 0x22 for detail.</p> <p>BUSY pad will output high during operation.</p>
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense Duration	<p>Stabling time between entering VCOM sensing mode and reading acquired.</p> <p>A[6]=1, Normal Mode A[6]=0, Reserve</p> <p>A[3:0] = 09h, duration = 10s. VCOM sense duration = Setting + 1 Seconds</p>
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	<p>Program VCOM register into OTP</p> <p>The command required CLKEN=1.</p> <p>Refer to Register 0x22 for detail.</p> <p>BUSY pad will output high during operation.</p>

Command Table																																																																												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																																																																
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VCOM register from MCU interface A[7:0] = 00h [POR] <table><tr><td>A[7:0]</td><td>VCOM</td><td>A[7:0]</td><td>VCOM</td></tr><tr><td>08h</td><td>-0.2</td><td>44h</td><td>-1.7</td></tr><tr><td>0Ch</td><td>-0.3</td><td>48h</td><td>-1.8</td></tr><tr><td>10h</td><td>-0.4</td><td>4Ch</td><td>-1.9</td></tr><tr><td>14h</td><td>-0.5</td><td>50h</td><td>-2</td></tr><tr><td>18h</td><td>-0.6</td><td>54h</td><td>-2.1</td></tr><tr><td>1Ch</td><td>-0.7</td><td>58h</td><td>-2.2</td></tr><tr><td>20h</td><td>-0.8</td><td>5Ch</td><td>-2.3</td></tr><tr><td>24h</td><td>-0.9</td><td>60h</td><td>-2.4</td></tr><tr><td>28h</td><td>-1</td><td>64h</td><td>-2.5</td></tr><tr><td>2Ch</td><td>-1.1</td><td>68h</td><td>-2.6</td></tr><tr><td>30h</td><td>-1.2</td><td>6Ch</td><td>-2.7</td></tr><tr><td>34h</td><td>-1.3</td><td>70h</td><td>-2.8</td></tr><tr><td>38h</td><td>-1.4</td><td>74h</td><td>-2.9</td></tr><tr><td>3Ch</td><td>-1.5</td><td>78h</td><td>-3</td></tr><tr><td>40h</td><td>-1.6</td><td>Other</td><td>NA</td></tr></table>	A[7:0]	VCOM	A[7:0]	VCOM	08h	-0.2	44h	-1.7	0Ch	-0.3	48h	-1.8	10h	-0.4	4Ch	-1.9	14h	-0.5	50h	-2	18h	-0.6	54h	-2.1	1Ch	-0.7	58h	-2.2	20h	-0.8	5Ch	-2.3	24h	-0.9	60h	-2.4	28h	-1	64h	-2.5	2Ch	-1.1	68h	-2.6	30h	-1.2	6Ch	-2.7	34h	-1.3	70h	-2.8	38h	-1.4	74h	-2.9	3Ch	-1.5	78h	-3	40h	-1.6	Other	NA
A[7:0]	VCOM	A[7:0]	VCOM																																																																									
08h	-0.2	44h	-1.7																																																																									
0Ch	-0.3	48h	-1.8																																																																									
10h	-0.4	4Ch	-1.9																																																																									
14h	-0.5	50h	-2																																																																									
18h	-0.6	54h	-2.1																																																																									
1Ch	-0.7	58h	-2.2																																																																									
20h	-0.8	5Ch	-2.3																																																																									
24h	-0.9	60h	-2.4																																																																									
28h	-1	64h	-2.5																																																																									
2Ch	-1.1	68h	-2.6																																																																									
30h	-1.2	6Ch	-2.7																																																																									
34h	-1.3	70h	-2.8																																																																									
38h	-1.4	74h	-2.9																																																																									
3Ch	-1.5	78h	-3																																																																									
40h	-1.6	Other	NA																																																																									
0	1		A7	A6	A5	A4	A3	A2	A1	A0																																																																		
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display Option	Read Register stored in OTP for Display Option: 1. A[7:0]: VCOM OTP Selection (R37, Byte A) 2. B[7:0]: VCOM Register (R2C) 3. C[7:0]~F[7:0]: Display Mode (R37, Byte B and Byte E) [4 bytes] 4. G[7:0]~H[7:0]: Waveform Version (R37, Byte F and Byte G) [2 bytes]																																																																
1	1		A7	A6	A5	A4	A3	A2	A1	A0																																																																		
1	1		B7	B6	B5	B4	B3	B2	B1	B0																																																																		
1	1		C7	C6	C5	C4	C3	C2	C1	C0																																																																		
1	1		D7	D6	D5	D4	D3	D2	D1	D0																																																																		
1	1		E7	E6	E5	E4	E3	E2	E1	E0																																																																		
1	1		F7	F6	F5	F4	F3	F2	F1	F0																																																																		
1	1		G7	G6	G5	G4	G3	G2	G1	G0																																																																		
1	1		H7	H6	H5	H4	H3	H2	H1	H0																																																																		
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10 Byte User ID stored in OTP: A[7:0]]~J[7:0]: UserID (R38, Byte A and Byte J) [10 bytes]																																																																
1	1		A7	A6	A5	A4	A3	A2	A1	A0																																																																		
1	1		B7	B6	B5	B4	B3	B2	B1	B0																																																																		
1	1		C7	C6	C5	C4	C3	C2	C1	C0																																																																		
1	1		D7	D6	D5	D4	D3	D2	D1	D0																																																																		
1	1		E7	E6	E5	E4	E3	E2	E1	E0																																																																		
1	1		F7	F6	F5	F4	F3	F2	F1	F0																																																																		
1	1		G7	G6	G5	G4	G3	G2	G1	G0																																																																		
1	1		H7	H6	H5	H4	H3	H2	H1	H0																																																																		
1	1		I7	I6	I5	I4	I3	I2	I1	I0																																																																		
1	1		J7	J6	J5	J4	J3	J2	J1	J0																																																																		

Command Table												
R/W #	D/C #	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x21] A[5]: HV Ready Detection flag [POR=1] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
1	1		0	0	A ₅	A ₄	0	0	A ₁	A ₀		
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface [70 bytes], which contains the content of VS [nX-LUT], TP #[nX], RP#[n]. Refer to Session 6.7 Waveform Setting
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
0	1		:	:	:	:	:	:	:	:		
0	1			
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read A[15:0] is the CRC read out value
1	1		A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈		
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		

Command Table												
R/W #	D/C #	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h] The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	37	0	0	1	1	0	1	1	1	Write OTP selection	Write the OTP Selection: A[7]=1 spare VCOM OTP selection B[7:0]~E[7:0] reserved F[7:0]~G[7:0] module ID /waveform version.
0	1		A ₇	0	0	0	0	0	0	0		
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		
1	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID A[7:0]~J[7:0]: UserID [10 bytes]
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀		
1	1		I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀		
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	J ₀		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY follow the reference code sequences

Command Table												
R/W #	D/C #	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	3A	0	0	1	1	1	0	1	0	Set dummy line period	Set number of dummy line period A[6:0] = 2Ch [POR] Available setting 0 to 127.
0	1		0	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	0	3B	0	0	1	1	1	0	1	1	Set Gate line width	Set Gate line width (TGate) A[3:0] = 1010 [POR] Remark: Default value will give 50Hz Frame frequency under 44 dummy line pulse setting.
0	1		0	0	0	0	A ₃	A ₂	A ₁	A ₀		

Resolution: 400x300

Frame Frequency [Hz]	Parameter of 0x3A	Parameter of 0x3B
15	0x79	0x0E
20	0x10	0x0E
25	0x26	0x0D
30	0x4E	0x0C
35	0x18	0x0C
40	0x43	0x0B
45	0x1A	0x0B
50	0x2C	0x0A
55	0x0D	0x0A
60	0x21	0x09
65	0x07	0x09
70	0x28	0x08
75	0x11	0x08
80	0x2F	0x07
85	0x1A	0x07
90	0x08	0x07
95	0x32	0x06
100	0x21	0x06
105	0x11	0x06
110	0x03	0x06
115	0x22	0x05
120	0x14	0x05
125	0x07	0x05
135	0x24	0x04
140	0x18	0x04
145	0x0D	0x04
150	0x03	0x04
155	0x27	0x03
160	0x1C	0x03
165	0x12	0x03
170	0x09	0x03
175	0x00	0x03
180	0x2F	0x02
185	0x25	0x02
190	0x1C	0x02
195	0x14	0x02
200	0x0C	0x02

Remark: Frame rate setting depends on resolution.

Command Table																						
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description										
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Select border waveform for VBD A[7:0] = C0h [POR], set VBD as HiZ.										
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	A ₀		A [7:6] :Select VBD option <table><tr><td>A[7:6]</td><td>Select VBD as</td></tr><tr><td>00</td><td>GS Transition, Defined in A[1:0]</td></tr><tr><td>01</td><td>Fix Level, Defined in A[5:4]</td></tr><tr><td>10</td><td>VCOM</td></tr><tr><td>11[POR]</td><td>HiZ</td></tr></table>	A[7:6]	Select VBD as	00	GS Transition, Defined in A[1:0]	01	Fix Level, Defined in A[5:4]	10	VCOM	11[POR]	HiZ
A[7:6]	Select VBD as																					
00	GS Transition, Defined in A[1:0]																					
01	Fix Level, Defined in A[5:4]																					
10	VCOM																					
11[POR]	HiZ																					
												A [5:4] Fix Level Setting for VBD <table><tr><td>A[5:4]</td><td>VBD level</td></tr><tr><td>00[POR]</td><td>VSS</td></tr><tr><td>01</td><td>VSH1</td></tr><tr><td>10</td><td>VSL</td></tr><tr><td>11</td><td>VSH2</td></tr></table>	A[5:4]	VBD level	00[POR]	VSS	01	VSH1	10	VSL	11	VSH2
A[5:4]	VBD level																					
00[POR]	VSS																					
01	VSH1																					
10	VSL																					
11	VSH2																					
											A [1:0] GS Transition setting for VBD <table><tr><td>A[1:0]</td><td>VBD Transition</td></tr><tr><td>00[POR]</td><td>LUT0</td></tr><tr><td>01</td><td>LUT1</td></tr><tr><td>10</td><td>LUT2</td></tr><tr><td>11</td><td>LUT3</td></tr></table>	A[1:0]	VBD Transition	00[POR]	LUT0	01	LUT1	10	LUT2	11	LUT3	
A[1:0]	VBD Transition																					
00[POR]	LUT0																					
01	LUT1																					
10	LUT2																					
11	LUT3																					
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option										
0	1		0	0	0	0	0	0	0	A ₀		A[0]= 0 [POR] 0 : Read RAM corresponding to 24h 1 : Read RAM corresponding to 26h										
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address Start / End position	Specify the start/end positions of the window address in the X direction by an address unit for RAM										
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[5:0]: XSA[5:0], XStart, 00h [POR] B[5:0]: XEA[5:0], XEnd, 31h [POR]										
0	1		0	0	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀												
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address Start / End position	Specify the start/end positions of the window address in the Y direction by an address unit for RAM										
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀												
0	1		0	0	0	0	0	0	0	A ₈												
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		A[8:0]: YSA[8:0], YStart, 000h [POR] B[8:0]: YEA[8:0], YEnd, 12Bh [POR]										
0	1		0	0	0	0	0	0	0	B ₈												

Command Table																																																				
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																																								
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM for Regular Pattern	Auto Write RED RAM for Regular Pattern A[7:0] = 00h [POR] A[7]: The 1st step value, POR = 0 A[6:4]: Step Hieght, POR= 000 Step of alter RAM in Y-direction according to Gate <table><tr><th>A[6:4]</th><th>Height</th><th>A[6:4]</th><th>Height</th></tr><tr><td>000</td><td>8</td><td>100</td><td>128</td></tr><tr><td>001</td><td>16</td><td>101</td><td>256</td></tr><tr><td>010</td><td>32</td><td>110</td><td>300</td></tr><tr><td>011</td><td>64</td><td>111</td><td>NA</td></tr></table> A[2:0]: Step Width, POR= 000 Step of alter RAM in X-direction according to Source <table><tr><th>A[2:0]</th><th>Width</th><th>A[2:0]</th><th>Width</th></tr><tr><td>000</td><td>8</td><td>100</td><td>128</td></tr><tr><td>001</td><td>16</td><td>101</td><td>256</td></tr><tr><td>010</td><td>32</td><td>110</td><td>400</td></tr><tr><td>011</td><td>64</td><td>111</td><td>NA</td></tr></table> BUSY pad will output high during operation.	A[6:4]	Height	A[6:4]	Height	000	8	100	128	001	16	101	256	010	32	110	300	011	64	111	NA	A[2:0]	Width	A[2:0]	Width	000	8	100	128	001	16	101	256	010	32	110	400	011	64	111	NA
A[6:4]	Height	A[6:4]	Height																																																	
000	8	100	128																																																	
001	16	101	256																																																	
010	32	110	300																																																	
011	64	111	NA																																																	
A[2:0]	Width	A[2:0]	Width																																																	
000	8	100	128																																																	
001	16	101	256																																																	
010	32	110	400																																																	
011	64	111	NA																																																	
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	A ₀																																										
0	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for Regular Pattern	Auto Write B/W RAM for Regular Pattern A[7:0] = 00h [POR] A[7]: The 1st step value, POR = 0 A[6:4]: Step Hieght, POR= 000 Step of alter RAM in Y-direction according to Gate <table><tr><th>A[6:4]</th><th>Height</th><th>A[6:4]</th><th>Height</th></tr><tr><td>000</td><td>8</td><td>100</td><td>128</td></tr><tr><td>001</td><td>16</td><td>101</td><td>256</td></tr><tr><td>010</td><td>32</td><td>110</td><td>300</td></tr><tr><td>011</td><td>64</td><td>111</td><td>NA</td></tr></table> A[2:0]: Step Width, POR= 000 Step of alter RAM in X-direction according to Source <table><tr><th>A[2:0]</th><th>Width</th><th>A[2:0]</th><th>Width</th></tr><tr><td>000</td><td>8</td><td>100</td><td>128</td></tr><tr><td>001</td><td>16</td><td>101</td><td>256</td></tr><tr><td>010</td><td>32</td><td>110</td><td>400</td></tr><tr><td>011</td><td>64</td><td>111</td><td>NA</td></tr></table> During operation, BUSY pad will output high.	A[6:4]	Height	A[6:4]	Height	000	8	100	128	001	16	101	256	010	32	110	300	011	64	111	NA	A[2:0]	Width	A[2:0]	Width	000	8	100	128	001	16	101	256	010	32	110	400	011	64	111	NA
A[6:4]	Height	A[6:4]	Height																																																	
000	8	100	128																																																	
001	16	101	256																																																	
010	32	110	300																																																	
011	64	111	NA																																																	
A[2:0]	Width	A[2:0]	Width																																																	
000	8	100	128																																																	
001	16	101	256																																																	
010	32	110	400																																																	
011	64	111	NA																																																	
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	A ₀																																										

Command Table												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address counter	Make initial settings for the RAM X address in the address counter (AC) A[5:0]: 00h [POR].
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address counter	Make initial settings for the RAM Y address in the address counter (AC) A[8:0]: 000h [POR].
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1		0	0	0	0	0	0	0	A ₈		
0	1	74	0	1	1	1	0	1	0	0	Set Analog Block Control	A[7:0]: 54h
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1	7E	0	1	1	1	1	1	1	0	Set Digital Block Control	A[7:0]: 3Bh
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	1	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.

8 COMMAND DESCRIPTION

8.1 Driver Output Control (01h)

This triple byte command has multiple configurations and each bit setting is described as follows:

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
	POR	0	0	1	1	1	1	1	1
W	1								MUX8
	POR								1
W	1						GD	SM	TB
	POR						0	0	0

MUX[8:0]: Specify number of lines for the driver: MUX[8:0] + 1. Multiplex ratio (MUX ratio) from 16 MUX to 300MUX.

GD: Selects the 1st output Gate

This bit is made to match the GATE layout connection on the panel. It defines the first scanning line.

SM: Change scanning order of gate driver.

When SM is set to 0, left and right interlaced is performed.

When SM is set to 1, no splitting odd / even of the GATE signal is performed,

Output pin assignment sequence is shown as below (for 300 MUX ratio):

	SM=0	SM=0	SM=1	SM=1
Driver	GD=0	GD=1	GD=0	GD=1
G0	ROW0	ROW1	ROW0	ROW150
G1	ROW1	ROW0	ROW150	ROW0
G2	ROW2	ROW3	ROW1	ROW151
G3	ROW3	ROW2	ROW151	ROW1
:	:	:	:	:
G148	ROW148	ROW149	ROW74	ROW224
G149	ROW149	ROW148	ROW224	ROW74
G150	ROW150	ROW151	ROW75	ROW225
G151	ROW151	ROW150	ROW225	ROW75
:	:	:	:	:
G296	ROW296	ROW297	ROW148	ROW298
G297	ROW297	ROW296	ROW298	ROW148
G298	ROW298	ROW299	ROW149	ROW299
G299	ROW299	ROW298	ROW299	ROW149

See "Scan Mode Setting" on next page.

TB: Change scanning direction of gate driver.

This bit defines the scanning direction of the gate for flexible layout of signals in module either from up to down (TB = 0) or from bottom to up (TB = 1).







Figure 8-1: Output pin assignment on different Scan Mode Setting

8.2 Gate Scan Start Position (0Fh)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
POR		0	0	0	0	0	0	0	0
W	1	0	0	0	0	0	0	0	SCN8
POR		0	0	0	0	0	0	0	0

This command is to set Gate Start Position for determining the starting gate of display RAM by selecting a value from 0 to 299. Figure 8-2 shows an example using this command of this command when MUX ratio= 300 and MUX ratio= 150 “ROW” means the graphic display data RAM row.

Figure 8-2: Example of Set Display Start Line with no Remapping

GATE Pin	MUX ratio (01h) = 12Bh	MUX ratio (01h) = 095h	MUX ratio (01h) = 095h
	Gate Start Position (0Fh) = 000h	Gate Start Position (0Fh) = 000h	Gate Start Position (0Fh) = 04Bh
G0	ROW0	ROW0	-
G1	ROW1	ROW1	-
G2	ROW2	ROW2	-
G3	ROW3	ROW3	-
⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮
G73	⋮	⋮	-
G74	⋮	⋮	-
G75	⋮	⋮	ROW75
G76	⋮	⋮	ROW76
⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮
G148	ROW148	ROW148	⋮
G149	ROW149	ROW149	⋮
G150	ROW150	-	⋮
G151	ROW151	-	⋮
⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮
G223	⋮	⋮	ROW223
G224	⋮	⋮	ROW224
G225	⋮	⋮	-
G226	⋮	⋮	-
⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮
G296	ROW296	-	-
G297	ROW297	-	-
G298	ROW298	-	-
G299	ROW299	-	-
Display Example			









8.3 Data Entry Mode Setting (11h)

This command has multiple configurations and each bit setting is described as follows:



R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1						AM	ID1	ID0
POR		0	0	0	0	0	0	1	1

ID[1:0]: The address counter is automatically incremented by 1, after data is written to the RAM when ID[1:0] = “01”. The address counter is automatically decremented by 1, after data is written to the RAM when ID[1:0] = “00”. The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data is written to the RAM is set by AM bits.

AM: Set the direction in which the address counter is updated automatically after data are written to the RAM. When AM = “0”, the address counter is updated in the X direction. When AM = “1”, the address counter is updated in the Y direction. When window addresses are selected, data are written to the RAM area specified by the window addresses in the manner specified with ID[1:0] and AM bits.

	ID [1:0]="00" X: decrement Y: decrement	ID [1:0]="01" X: increment Y: decrement	ID [1:0]="10" X: decrement Y: increment	ID [1:0]="11" X: increment Y: increment
AM="0" X-mode				
AM="1" Y-mode				

The pixel sequence is defined by the ID [0],

	ID[1:0]="00" X: decrement Y: decrement	ID[1:0]="01" X: increment Y: decrement
AM="0" X-mode		

8.4 Set RAM X - Address Start / End Position (44h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1			XSA5	XSA4	XSA3	XSA2	XSA1	XSA0
POR		0	0	0	0	0	0	0	0
W	1			XEA5	XEA4	XEA3	XEA2	XEA1	XEA0
POR		0	0	1	1	0	0	0	1

XSA[5:0]/XEA[5:0]: Specify the start/end positions of the window address in the X direction by 8 times address unit. Data is written to the RAM within the area determined by the addresses specified by XSA [5:0] and XEA [5:0]. These addresses must be set before the RAM write.

It allows on $XEA [5:0] \leq XSA [5:0]$. The settings follow the condition on $00h \leq XSA [5:0]$, $XEA [5:0] \leq 31h$. The windows is followed by the control setting of Data Entry Setting (R11h)

8.5 Set RAM Y - Address Start / End Position (45h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	YSA7	YSA6	YSA5	YSA4	YSA3	YSA2	YSA1	YSA0
POR		0	0	0	0	0	0	0	0
W	1	0	0	0	0	0	0	0	YSA8
POR		0	0	0	0	0	0	0	0
W	1	YEA7	YEA6	YEA5	YEA4	YEA3	YEA2	YEA1	YEA0
POR		0	0	1	0	1	0	1	1
W	1	0	0	0	0	0	0	0	YEA8
POR		0	0	0	0	0	0	0	1

YSA[8:0]/YEA[8:0]: Specify the start/end positions of the window address in the Y direction by an address unit. Data is written to the RAM within the area determined by the addresses specified by YSA [8:0] and YEA [8:0]. These addresses must be set before the RAM write.

It allows $YEA [8:0] \leq YSA [8:0]$. The settings follow the condition on $00h \leq YSA [8:0]$, $YEA [8:0] \leq 12Bh$. The windows is followed by the control setting of Data Entry Setting (R11h)

8.6 Set RAM Address Counter (4Eh-4Fh)

Reg#	R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
4Eh	W	1			XAD5	XAD4	XAD3	XAD2	XAD1	XAD0
	POR		0	0	0	0	0	0	0	0
4Fh	W	1	YAD7	YAD6	YAD5	YAD4	YAD3	YAD2	YAD1	YAD0
	POR		0	0	0	0	0	0	0	0
	W	1								YAD8
	POR									0

XAD[5:0]: Make initial settings for the RAM X address in the address counter (AC).

YAD[8:0]: Make initial settings for the RAM Y address in the address counter (AC).

After RAM data is written, the address counter is automatically updated according to the settings with AM, ID bits and setting for a new RAM address is not required in the address counter. Therefore, data is written consecutively without setting an address. The address counter is not automatically updated when data is read out from the RAM. RAM address setting cannot be made during the standby mode. The address setting should be made within the area designated with window addresses which is controlled by the Data Entry Setting (R11h) {AM, ID[1:0]} ; RAM Address XStart / XEnd Position (R44h) and RAM Address Ystart /Yend Position (R45h). Otherwise undesirable image will be displayed on the Panel.

9 Typical Operating Sequence

9.1 Normal Display

Sequence	Action by	Command	Action Description	Remark
1	User	-	Power on (VCI supply);	
2	User	-	HW Reset	
	IC		After HW reset, the IC will be ready for command input	
	User	C 12	Command: SW Reset	
	IC		After SW reset, the IC will have Registers load with POR value VCOM register loaded with OTP value IC enter idle mode	BUSY = H
	User	-	Wait until BUSY = L	
3		-	Send initial code to driver including setting of	
	User	C 74 D 54	Command: Set Analog Block Control	
	User	C 7E D 3B	Command: Set Digital Block Control	
	User	C 01	Command: Driver Output Control (MUX, Source gate scanning direction)	
	User	C 3A	Command: Set dummy line period	
	User	C 3B	Command: Set Gate line width	
	User	C 3C	Command: Border waveform control	
4		-	Data operations for Black White	
	User	C 11	Command: Data Entry mode setting	
	User	C 44	Command: RAM X address start /end position	
	User	C 45	Command: RAM Y address start /end position	
	User	C 4E	Command: RAM X address counter	
	User	C 4F	Command: RAM Y address counter	
	User	C 24	Command: write BW RAM	
			Ram Content for Display	
5		-	Data operations for RED	
	User	C 11	Command: Data Entry mode setting	
	User	C 44	Command: RAM X address start /end position	
	User	C 45	Command: RAM Y address start /end position	
	User	C 4E	Command: RAM X address counter	
	User	C 4F	Command: RAM Y address counter	
	User	C 26	Command: write RED RAM	
			Ram Content for Display	
6	User	C 22	Command: Display Update Control 2	BUSY = H
	User	C 20	Command: Master Activation	
	IC	-	Booster and regulators turn on	
	IC	-	Load LUT register with corresponding waveform setting stored in OTP)	
	IC	-	Send output waveform according RAM content and LUT.	
	IC	-	Booster and Regulators turn off	
	IC	-	Back to idle mode	
	User	-	Wait until BUSY = L	
7	User	-	IC power off;	

9.2 VCOM OTP Program

Sequence	Action by	Command	Action Description	Remark
1	User	-	Power on (VCI and VPP supply)	
2	User	-	HW Reset	
	User	C 12	Command: SW Reset	BUSY = H
	User	-	Wait until BUSY = L	
3	User	C 74 D 54	Command: Set Analog Block Control	
	User	C 7E D 3B	Command: Set Digital Block Control	
	User	C 22 D 80 C 20	Command: Master Activation (assigned by R22h) (Enable clock signal)	BUSY = H
	User	-	Wait until BUSY = L	
4	User	C 37	Proceed OTP sequence. Command: OTP selection Control (default or spare)	OTP selection register
5	User	C 36	Command: Program OTP selection	BUSY = H
	User	-	Wait until BUSY = L	
	User	-	Power OFF (VPP supply)	
6		-	Send initial code to driver including setting of (or leave as POR)	VCOM sensing should have same setting during application
	User	C 01	Command: Driver Output Control (MUX, Source gate scanning direction)	
	User	C 03	Command: Gate Driving voltage Control	
	User	C 04	Command: Source Driving voltage Control	
	User	C 3A	Command: Set dummy line period	
	User	C 3B	Command: Set Gate line width	
	User	C 32	Command: Write LUT register VCOM sense required full set of LUT for operation, USER required writing LUT in register 32h	
		-	LUT parameter	
	User	C 22 D 40 C 20	Command: Master Activation (assigned by R22h) [Enable Analog blocks]	BUSY = H
	User	-	Wait until BUSY = L	
7	User	C 29 D 49	Command: VCOM Sense Duration for 10 seconds	
8	User	C 28	Command: VCOM sense	BUSY = H
	IC	-	VCOM pin in sensing mode	
	IC	-	All Source cell have VSS output	
		-	All Gate scanning continuously	
	IC	-	According to R29h	
	IC	-	Detect VCOM voltage and store in register	
	IC	-	All Gate Stop Scanning.	
	User	-	Wait until BUSY = L	
9	User	C 22 D 02 C 20	Command: Master Activation (assigned by R22h) [Disable Analog blocks]	BUSY = H
	User	-	Wait until BUSY = L	
	User	-	Power On (VPP supply)	
10	User	C 2A	Command: Program VCOM OTP	BUSY = H
	User	-	Wait until BUSY = L	
11	User	C 22 D 01 C 20	Command: Display Update Control 2 and Master Activation (Disable clock signal)	BUSY = H
	User	-	Wait until BUSY = L	
12	User	-	IC power off (VCI and VPP Supply)	

9.3 WS OTP Program

Sequence	Action by	Command	Action Description	Remark
1	User	-	Power on (VCI supply)	
2	User	-	Power on (VPP supply)	
3	User	-	HW Reset	
	User	C 12	Command: SW Reset	BUSY = H
	User	-	Wait until BUSY = L	
4	User	C 74 D 54	Command: Set Analog Block Control	
	User	C 7E D 3B	Command: Set Digital Block Control	
	User	C 22 D 80 C 20	Command: Master Activation (assigned by R22h) (Enable clock signal)	BUSY = H
	User	-	Wait BUSY = L	
5	User	C 11 D 03	Command: Data Entry mode setting Set Address automatic increment setting = X increment and Y increment Set Address counter update in X direction	
6	User	C 44 D 00 D 31	Command: RAM X address start /end position Set RAM X address start /end from S0 to S399	
		C 45 D 00 D 00 D 2B D 01	Command: RAM Y address start /end position Set RAM Y address start /end from G0 to G299	
8	User	C 4E D 00	Command: RAM X address counter Set RAM X address counter as 0	
9	User	C 4F D 00 D 00	Command: RAM Y address counter Set RAM Y address counter as 0	
12	User	C 24	Write corresponding data into RAM	
			Following specific format	
			Write into RAM	
			Full LUT	
13	User	C 4E D 00 C 4F D 00 D 00	Command: RAM address start /end position (Initial Ram address counter)	
14	User	C 30	Command: Program WS OTP Waveform Setting OTP programming	BUSY = H
	User	-	Wait BUSY = L	
15	User	C 22 D 01 C 20	Command: Master Activation (assigned by R22h) [Disable clock signal]	BUSY = H
	User	-	Wait BUSY = L	
16	User	-	Power off VPP and VCI	

10 Absolute Maximum Rating

Table 10-1 : Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{CI}	Logic supply voltage	-0.5 to +4.0	V
V _{IN}	Logic Input voltage	-0.5 to V _{DDIO} +0.5	V
V _{OUT}	Logic Output voltage	-0.5 to V _{DDIO} +0.5	V
T _{OPR}	Operation temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{CI} be constrained to the range V_{SS} < V_{CI}. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{DDIO}). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

11 Electrical Characteristics

The following specifications apply for: V_{SS}=0V, V_{CI}=3.0V, V_{DD}=1.8V, T_{OPR}=25°C.

Table 11-1: DC Characteristics

Symbol	Parameter	Applicable pin	Test Condition	Min.	Typ.	Max.	Unit
V _{CI}	V _{CI} operation voltage	V _{CI}		2.2	3.0	3.7	V
V _{DD}	V _{DD} operation voltage	V _{DD}		1.7	1.8	1.9	V
V _{COM_DC}	V _{COM_DC} output voltage	V _{COM}		-3.0		-0.2	V
dV _{COM_DC}	V _{COM_DC} output voltage deviation	V _{COM}		-200		200	mV
V _{COM_AC}	V _{COM_AC} output voltage	V _{COM}		V _{SL} + V _{COM_DC}	V _{COM_DC}	V _{SH1} + V _{COM_DC}	V
V _{GATE}	Gate output voltage	G0~G299		-20		+20	V
V _{GATE(p-p)}	Gate output peak to peak voltage	G0~G299				40	V
V _{SH1}	Positive Source output voltage	V _{SH1}		+2.4	+15	+17	V
dV _{SH1}	V _{SH1} output voltage deviation	V _{SH1}	From 2.4V to 8.8V	-100		100	mV
			From 9.0V to 17V	-200		200	mV
V _{SH2}	Positive Source output voltage	V _{SH2}		+2.4	+5	+17	V
dV _{SH2}	V _{SH2} output voltage deviation	V _{SH2}	From 2.4V to 8.8V	-100		100	mV
			From 9.0V to 17V	-200		200	mV
V _{SL}	Negative Source output voltage	V _{SL}		-17	-15	-9	V
dV _{SL}	V _{SL} output voltage deviation	V _{SL}		-200		200	mV
V _{IH}	High level input voltage	SDA, SCL, CS#, D/C#, RES#,		0.8V _{DDIO}			V
V _{IL}	Low level input voltage	BS[2:1], M/S#, EXT VDD, CL				0.2V _{DDIO}	V
V _{OH}	High level output voltage	SDA, BUSY, CL	I _{OH} = -100uA	0.9V _{DDIO}			V
V _{OL}	Low level output voltage		I _{OL} = 100uA			0.1V _{DDIO}	V
V _{PP}	OTP Program voltage	V _{PP}		7.25	7.5	7.75	V

Symbol	Parameter	Applicable pin	Test Condition	Min.	Typ.	Max.	Unit
Islp_VCI	Sleep mode current	VCI	DC/DC OFF No clock No output load MCU interface access Ram data retain		20	35	uA
ldslp_VCI1	Current of deep sleep mode 1	VCI	DC/DC OFF No clock No output load No MCU interface access Retain Ram data but cannot access the RAM.		1	5	uA
ldslp_VCI2	Current of deep sleep mode 2	VCI	DC/DC OFF No clock No output load No MCU interface access Cannot retain RAM data.		0.7	3	uA
lopr_VCI	Operating Mode current	VCI	VCI=3.0V		1000		uA
V _{GH}	Operating Mode Output Voltage	V _{GH}	Enable Clock and Analog by Master Activation Command V _{GH} =20V V _{GL} =-V _{GH} V _{SH1} =15V V _{SH2} =5V V _{SL} =-15V V _{COM} = -2V No waveform transitions. No loading. No RAM read/write No OTP read /write	19.5	20	20.5	V
V _{SH1}		V _{SH1}		14.8	15	15.2	V
V _{SH2}		V _{SH2}		4.9	5	5.1	V
V _{SL}		V _{SL}		-15.2	-15	-14.8	V
V _{COM}		V _{COM}		-2.2	-2	-1.8	V

Table 11-2: Regulators Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Typ.	Max.	Unit
IV _{GH}	V _{GH} current	V _{GH} = 20V	V _{GH}			200	uA
IV _{GL}	V _{GL} current	V _{GL} = -V _{GH}	V _{GL}			300	uA
IV _{SH1}	V _{SH1} current	V _{SH1} = +15V	V _{SH1}			800	uA
IV _{SH2}	V _{SH2} current	V _{SH2} = +5V	V _{SH2}			800	uA
IV _{SL}	V _{SL} current	V _{SL} = -15V	V _{SL}			800	uA
IV _{COM}	V _{COM} current	V _{COM} = -2V	V _{COM}			100	uA

12 AC Characteristics

12.1 Oscillator frequency

The following specifications apply for: VSS=0V, VDD=1.8V, T_{OPR}=25°C.

Table 12-1: Oscillator Frequency

Symbol	Parameter	Test Condition	Applicable pin	Min.	Typ.	Max.	Unit
Fosc	Internal Oscillator frequency	VCI=2.2 to 3.7V	CL	0.95	1	1.05	MHz

12.2 Serial Peripheral Interface

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, T_{OPR} = 25°C, CL=20pF

Table 12-2 : Serial Peripheral Interface Timing Characteristics

Write mode


Symbol	Parameter	Min	Typ	Max	Unit
f _{SCL}	SCL frequency (Write Mode)			20	MHz
t _{CSSU}	Time CS# has to be low before the first rising edge of SCLK	20			ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	20			ns
t _{CSHIGH}	Time CS# has to remain high between two transfers	100			ns
t _{SCLHIGH}	Part of the clock period where SCL has to remain high	25			ns
t _{SCLLOW}	Part of the clock period where SCL has to remain low	25			ns
t _{SISU}	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
t _{SIHLD}	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Typ	Max	Unit
f _{SCL}	SCL frequency (Read Mode)			2.5	MHz
t _{CSSU}	Time CS# has to be low before the first rising edge of SCLK	100			ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	50			ns
t _{CSHIGH}	Time CS# has to remain high between two transfers	250			ns
t _{SCLHIGH}	Part of the clock period where SCL has to remain high	180			ns
t _{SCLLOW}	Part of the clock period where SCL has to remain low	180			ns
t _{SOSU}	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
t _{SOHLD}	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

Figure 12-1: SPI timing diagram



13 Application Circuit

Figure 13-1: Schematic of SSD1619A application circuit





Table 13-1: Component list for SSD1619A application circuit

Part Name	Value / Type	Reference Part
C0-C1	1uF [Max 10V]	TDK: C1005X5R1A105K
C2-C7	1uF [Max 25V]	TDK: C1608X5R1E105K
C8	0.47uF [Max 25V]	TDK: C1608X5R1E474K
D1-D3	Diode	OnSemi: MBR0530
L1	47uH	Sumida: CDRH2D18/LDNP-470NC
Q1	NMOS	Vishay: Si1304BDL
R1	2.2 Ohm	Vishay: CRCW08052R20FKEA
U1	0.5mm ZIF socket	Hirose: FH34S-24S-0.5SH(50)

14 PACKAGE INFORMATION

Figure 14-1 : SSD1619AZ die tray information



Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.



The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)". Hazardous Substances test report is available upon request.

<http://www.solomon-systech.com>