

# Computer Architecture and Operating System

## Computer Arithmetic

Prof. Indranil Sengupta

Department of Computer Science and Engineering

IIT Kharagpur

## Computer Arithmetic

## Introduction

- Computers are built using tiny electronic switches.
  - Typically made up of MOS transistors.
  - The state of the switches are typically expressed in binary (ON/OFF).
- To design arithmetic circuits for use in computers, we need to work with *binary numbers*.
  - How to carry out various arithmetic operations in binary?
  - How to implement them efficiently in hardware?

## Addition / Subtraction

## Addition of Multi-bit Binary Numbers

$$\begin{array}{r}
 0010110 \leftarrow \text{Carry} \\
 0101011 \leftarrow \text{Number A} \\
 + 0001001 \leftarrow \text{Number B} \\
 \hline
 0110100 \leftarrow \text{Sum S}
 \end{array}$$

$$\begin{array}{r}
 1111110 \leftarrow \text{Carry} \\
 0111111 \leftarrow \text{Number A} \\
 + 0000001 \leftarrow \text{Number B} \\
 \hline
 1000000 \leftarrow \text{Sum S}
 \end{array}$$


- At every bit position (stage), we require to add 3 bits:

- 1 bit for number A
- 1 bit for number B
- 1 carry bit coming from the previous stage

**WE NEED A FULL ADDER**

## Full Adder

Inputs			Outputs	
A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




$$\begin{aligned}
 S &= A'.B'.C_{in} + A'.B.C_{in}' + A.B'C_{in}' + A.B.C \\
 &= A \oplus B \oplus C_{in}
 \end{aligned}$$

$$\begin{aligned}
 C_{out} &= B.C_{in} + A.C_{in} + A.B + A.B.C_{in} \\
 &= A.B + B.C_{in} + A.C_{in}
 \end{aligned}$$

- **Delay of a full adder:**

- Assume that the delay of all basic gates (AND, OR, NAND, NOR, NOT) is  $\delta$ .
- Delay for Carry =  **$2\delta$**
- Delay for Sum =  **$3\delta$**   
(AND-OR delay plus one inverter delay)



## Parallel Adder Design

- We shall look at two designs of an **n**-bit parallel adder.
  - a) Ripple carry adder
  - b) Carry look-ahead adder

## Ripple Carry Adder


- Cascade  $n$  full adders to create a  $n$ -bit parallel adder.
- Carry output from stage- $i$  propagates as the carry input to stage- $(i+1)$ .
- In the worst-case, carry ripples through all the stages.

$$\begin{array}{r}
 1\ 1\ 1\ 1\ 1\ 1\ 0 \quad \leftarrow \text{Carry} \\
 0\ 1\ 1\ 1\ 1\ 1\ 1 \quad \leftarrow \text{Number A} \\
 +\ 0\ 0\ 0\ 0\ 0\ 0\ 1 \quad \leftarrow \text{Number B} \\
 \hline
 1\ 0\ 0\ 0\ 0\ 0\ 0 \quad \leftarrow \text{Sum S}
 \end{array}$$

17/03/24

Computer Architecture and Operating System (CS31702)

9



17/03/24


Computer Architecture and Operating System (CS31702)

10

## How to Design a Parallel Subtractor?

### • Observation:

- Computing  $A - B$  is the same as adding the 2's complement of  $B$  to  $A$ .
- 2's complement is equal to 1's complement plus 1.
- Let  $X_i = B_i'$ .




17/03/24

Computer Architecture and Operating System (CS31702)

11

## A Parallel Adder/Subtractor



17/03/24

Computer Architecture and Operating System (CS31702)

12

## Carry Look-ahead Adder

- The propagation delay of an  $n$ -bit ripple carry order has been seen to be proportional to  $n$ .
  - Due to the rippling effect of carry sequentially from one stage to the next.
- One possible way to speedup the addition.
  - Generate the carry signals for the various stages in parallel.
  - Time complexity reduces from  $O(n)$  to  $O(1)$ .
  - Hardware complexity increases rapidly with  $n$ .

17/03/24

Computer Architecture and Operating System (CS31702)


13

- Consider the  $i$ -th stage in the addition process.
- We define the *carry generate* and *carry propagate* functions as:

$$G_i = A_i \cdot B_i$$

$$P_i = A_i \oplus B_i$$

- $G_i = 1$  represents the condition when a carry is generated in stage- $i$  independent of the other stages.
- $P_i = 1$  represents the condition when an input carry  $C_i$  will be propagated to the output carry  $C_{i+1}$ .



$$C_{i+1} = G_i + P_i \cdot C_i$$

17/03/24

Computer Architecture and Operating System (CS31702)

14

## Design of 4-bit CLA Adder

$$C_4 = G_3 + G_2P_3 + G_1P_2P_3 + G_0P_1P_2P_3 + C_0P_0P_1P_2P_3$$

$$C_3 = G_2 + G_1P_2 + G_0P_1P_2 + C_0P_0P_1P_2$$

$$C_2 = G_1 + G_0P_1 + C_0P_0P_1$$

$$C_1 = G_0 + C_0P_0$$

$$S_0 = A_0 \oplus B_0 \oplus C_0 = P_0 \oplus C_0$$

$$S_1 = P_1 \oplus C_1$$

$$S_2 = P_2 \oplus C_2$$

$$S_3 = P_3 \oplus C_3$$


4 AND2 gates  
3 AND3 gates  
2 AND4 gates  
1 AND5 gate  
1 OR2, 1 OR3, 1 OR4 and  
1 OR5 gate

4 XOR2 gates

17/03/24

Computer Architecture and Operating System (CS31702)

15




17/03/24

Computer Architecture and Operating System (CS31702)

16



## 16-bit Adder Using 4-bit CLA Modules



17/03/24

Computer Architecture and Operating System (CS31702)

17


## Generating the Status Flags

- Many contemporary processors have a flag register that contains the status of the last arithmetic / logic operation.
  - **Zero (Z)**: tells whether the result is zero.
    - Can be used for both arithmetic and logic operations.
  - **Sign (S)**: tells whether the result is positive (=0) or negative (=1).
    - Can be used for both arithmetic and logic operations.
  - **Carry (C)**: tells whether there has been a carry out of the most significant stage.
    - Used only for arithmetic operations.
  - **Overflow (V)**: tells whether the result is too large to fit in the target register.
    - Used only for arithmetic operations (addition and subtraction).

17/03/24

Computer Architecture and Operating System (CS31702)

18



## Multiplication

## Multiplication of Unsigned Numbers

- Multiplication requires substantially more hardware than addition.
- Multiplication of two  $n$ -bit number generates a  $2n$ -bit product.
- We can use shift-and-add method.
  - Repeated additions of shifted versions of the multiplicand.

1 0 1 0	<b>Multiplicand M</b>	<b>(10)</b>
1 1 0 1	<b>Multiplier Q</b>	<b>(13)</b>
<hr/>		
1 0 1 0		
0 0 0 0		
1 0 1 0		
1 0 1 0		
<hr/>		
1 0 0 0 0 0 1 0	<b>Product P</b>	<b>(130)</b>

## Unsigned Sequential Multiplication


- Requires much less hardware, but requires several clock cycles to perform multiplication of two  $n$ -bit numbers.
  - Typical hardware complexity:  $O(n)$ .
  - Typical time complexity:  $O(n)$ .
- In the “*hand multiplication*” that we have seen:
  - If the  $i$ -th bit of the multiplier is 1, the multiplicand is shifted left by  $i$  bit positions, and added to the partial product.
  - The relative position of the partial products do not change; it is the multiplicand that gets shifted left.

- In the “*shift-and-add*” multiplication that we discuss now, we make the following modifications.
  - We do not shift the multiplicand (i.e., keep its position fixed).
  - We right shift an  $2n$ -bit partial product at every step.

17/03/24

Computer Architecture and Operating System (CS31702)

23



17/03/24

Computer Architecture and Operating System (CS31702)

24

**Example 1:**  $(10) \times (13)$ 

Assume 5-bit numbers.

M:  $(01010)_2$ Q:  $(01101)_2$ 

Product = 130

 $= (0010000010)_2$ 

C	A	Q		
0	0 0 0 0 0	0 1 1 0 <b>1</b>	Initialization	
0	0 1 0 1 0	0 1 1 0 <b>1</b>	$A = A + M$	Step 1
0	0 0 1 0 1	0 0 1 1 <b>0</b>	Shift	
0	0 0 1 0 1	0 0 1 1 <b>0</b>	$A = A + 0$	Step 2
0	0 0 0 1 0	1 0 0 1 <b>1</b>	Shift	
0	0 1 1 0 0	1 0 0 1 <b>1</b>	$A = A + M$	Step 3
0	0 0 1 1 0	0 1 0 0 <b>1</b>	Shift	
0	1 0 0 0 0	0 1 0 0 <b>1</b>	$A = A + M$	Step 4
0	0 1 0 0 0	0 0 1 0 <b>0</b>	Shift	
0	0 1 0 0 0	0 0 1 0 <b>0</b>	$A = A + 0$	Step 5
0	0 0 1 0 0	0 0 0 1 0	Shift	

17/03/24

Computer Architecture and Operating System (CS31702)

25

**Example 2:**  $(29) \times (21)$ 

Assume 5-bit numbers.

M:  $(11101)_2$ Q:  $(10101)_2$ 

Product = 609

 $= (1001100001)_2$ 


C	A	Q		
0	0 0 0 0 0	1 0 1 0 <b>1</b>	Initialization	
0	1 1 1 0 1	1 0 1 0 <b>1</b>	$A = A + M$	Step 1
0	0 1 1 1 0	1 1 0 1 <b>0</b>	Shift	
0	0 1 1 1 0	1 1 0 1 <b>0</b>	$A = A + 0$	Step 2
0	0 0 1 1 1	0 1 1 0 <b>1</b>	Shift	
1	0 0 1 0 0	0 1 1 0 <b>1</b>	$A = A + M$	Step 3
0	1 0 0 1 0	0 0 1 1 <b>0</b>	Shift	
0	1 0 0 1 0	0 0 1 1 <b>0</b>	$A = A + 0$	Step 4
0	0 1 0 0 1	0 0 0 1 <b>1</b>	Shift	
1	0 0 1 1 0	0 0 0 1 <b>1</b>	$A = A + M$	Step 5
0	1 0 0 1 1	0 0 0 0 1	Shift	

17/03/24

Computer Architecture and Operating System (CS31702)

26

## Data Path for Shift-and-Add Multiplier



17/03/24

Computer Architecture and Operating System (CS31702)

27

## Signed Multiplication

- We can extend the basic shift-and-add multiplication method to handle signed numbers.
- One important difference:
  - Require to sign-extend all the partial products before they are added.
  - Recall that for 2's complement representation, sign extension can be done by replicating the sign bit any number of times.

0101 = 0000 0101 = 0000 0000 0000 0101 = 0000 0000 0000 0000 0000 0000 0000 0101

1011 = 1111 1011 = 1111 1111 1111 1011 = 1111 1111 1111 1111 1111 1111 1111 1011

17/03/24

Computer Architecture and Operating System (CS31702)

28

## Booth's Algorithm for Signed Multiplication

- In the conventional shift-and-add multiplication as discussed, for  $n$ -bit multiplication, we iterate  $n$  times.
  - Add either 0 or the multiplicand to the  $2n$ -bit partial product (depending on the next bit of the multiplier).
  - Shift the  $2n$ -bit partial product to the right.
- Essentially we need  $n$  additions and  $n$  shift operations.
- Booth's algorithm is an improvement whereby we can avoid the additions whenever consecutive 0's or 1's are detected in the multiplier.
  - Makes the process faster.

17/03/24

Computer Architecture and Operating System (CS31702)

29


## Basic Idea Behind Booth's Algorithm

- We inspect two bits of the multiplier ( $Q_i, Q_{i-1}$ ) at a time.
  - If the bits are same (00 or 11), we only shift the partial product.
  - If the bits are 01, we do an addition and then shift.
  - If the bits are 10, we do a subtraction and then shift.
- Significantly reduces the number of additions / subtractions.
  - For encoding the least significant bit  $Q_0$ , we assume  $Q_{-1} = 0$ .

17/03/24

Computer Architecture and Operating System (CS31702)


30



17/03/24

Computer Architecture and Operating System (CS31702)

31



17/03/24

Computer Architecture and Operating System (CS31702)

32



**Example 2:**

$$(-31) \times (28)$$

Assume 6-bit numbers.

$$M: (100001)_2$$

$$-M: (011111)_2$$

$$Q: (011100)_2$$

$$\text{Product} = -868$$

$$= (110010 \ 011100)_2$$

A	Q	Q <sub>-1</sub>		
0 0 0 0 0 0	0 1 1 1 0	0 0	Initialization	
0 0 0 0 0 0	0 0 1 1 1	0 0	Shift	Step 1
0 0 0 0 0 0	0 0 0 1 1	1 0	Shift	Step 2
0 1 1 1 1 1	0 0 0 1 1	1 0	A = A - M	Step 3
0 0 1 1 1 1	1 0 0 0 1	1 1	Shift	
0 0 0 1 1 1	1 1 0 0 0	1 1	Shift	Step 4
0 0 0 0 1 1	1 1 1 0 0	0 1	Shift	Step 5
1 0 0 1 0 0	1 1 1 0 0 0	1	A = A + M	Step 6
1 1 0 0 1 0	0 1 1 1 0 0	0	Shift	


17/03/24

Computer Architecture and Operating System (CS31702)

33

Arithmetic  
shift right

## Data Path for Booth's Algorithm



17/03/24

Computer Architecture and Operating System (CS31702)

34

# Division

## The Process of Integer Division

- In integer division, a *divisor* **M** and a *dividend* **D** are given.
- The objective is to find a third number **Q**, called the *quotient*, such that
$$\mathbf{D = Q \times M + R}$$
where **R** is the *remainder* such that  $\mathbf{0 \leq R < M}$ .
- The relationship  $\mathbf{D = Q \times M}$  suggests that there is a close correspondence between division and multiplication.
  - Dividend, quotient and divisor correspond to product, multiplicand and multiplier, respectively.
  - Similar algorithms and circuits can be used for multiplication and division.

- One of the simplest division methods is the sequential digit-by-digit algorithm similar to that used in pencil-and-paper methods.

<div style="border: 1px solid red; padding: 5px; width: fit-content;"> <p><math>D = 37 = (100101)_2</math>  <math>M = 6 = (110)_2</math>          Quotient <math>Q = 6</math>          Remainder <math>R = 1</math></p> </div>	<div style="display: flex; align-items: center;"> <div style="text-align: right; margin-right: 10px;">             Divisor M              1 1 0           </div> <div style="border-left: 1px solid black; padding-left: 10px; text-align: center;"> <math>0\ 1\ 1\ 0</math>              1 0 0 1 0 1              1 1 0              -----              1 0 0 1 0 1              - 1 1 0              -----              0 1 1 0 1              - 1 1 0              -----              0 0 0 1              1 1 0              -----              0 0 1           </div> </div>	<p>Quotient <math>Q = Q_0Q_1Q_2Q_3</math>          Dividend <math>D = R_0</math>  <math>Q_0 \cdot M</math> (Does not go; <math>Q_0 = 0</math>)    <math>R_1</math>  <math>Q_1 \cdot 2^{-1} \cdot M</math> (Does go; <math>Q_1 = 1</math>)    <math>R_2</math>  <math>Q_2 \cdot 2^{-2} \cdot M</math> (Does go; <math>Q_2 = 1</math>)    <math>R_3</math>  <math>Q_3 \cdot 2^{-3} \cdot M</math> (Does not go; <math>Q_3 = 0</math>)    <math>R_4 = \text{Remainder } R</math> </p>
--	---	--

17/03/24

Computer Architecture and Operating System (CS31702)

37

- In the example, the quotient  $Q = Q_0Q_1Q_2\dots$  is computed one bit at a time.
  - At each step  $i$ , the divisor shifted  $i$  bits to the right (i.e.  $2^{-i} \cdot M$ ) is compared with the current partial remainder  $R_i$ .
  - The quotient bit  $Q_i$  is set to 0 (1) if  $2^{-i} \cdot M$  is greater than (less than)  $R_i$ .
  - The new partial remainder  $R_{i+1}$  is computed as:

$$R_{i+1} = R_i - Q_i \cdot 2^{-i} \cdot M$$

17/03/24

Computer Architecture and Operating System (CS31702)

38

### • Machine implementation:

- For hardware implementation, it is more convenient to shift the partial remainder to the left relative to a fixed divisor; thus

$$R_{i+1} = 2R_i - Q_i \cdot M \quad (\text{instead of } R_{i+1} = R_i - Q_i \cdot 2^{-i} \cdot M)$$

- The final partial remainder is the required remainder shifted to the left, so that  $R = 2^{-3} \cdot R_4$  (see next slide).

17/03/24

Computer Architecture and Operating System (CS31702)

39

Divisor M		Dividend = $2R_0$	Quotient Q
1 1 0	1 0 0 1 0 1	$Q_0 \cdot M$	0
	<b>1 1 0</b>		
	-----		
	1 0 0 1 0 1 $R_1$		
	1 0 0 1 0 1 0 $2R_1$		
	1 1 0 $Q_1 \cdot M$		0 1
	-----		
	0 1 1 0 1 0 $R_2$		
	0 1 1 0 1 0 0 $2R_2$		
	1 1 0 $Q_2 \cdot M$		0 1 1
	-----		
	0 0 0 1 0 0 $R_3$		
	0 0 0 1 0 0 0 $2R_3$		
	<b>1 1 0</b> $Q_3 \cdot M$		0 1 1 0
	-----		
	0 0 1 0 0 0 $R_4 = 2^3 \cdot R$		

Do not  
subtract

$D = 37 = (100101)_2$   
 $M = 6 = (110)_2$   
 Quotient  $Q = 6$   
 Remainder  $R = 1$

17/03/24


Computer Architecture and Operating System (CS31702)

40

## Two alternative approaches

- We shall discuss two approaches:
  - a) Restoring division
  - b) Non-restoring division


### (a) Restoring Division: The Data Path



## Basic Steps (Restoring Division)

Repeat the following steps  $n$  times:


- Shift the dividend left one bit at a time into register  $A$ .
- Subtract the divisor  $M$  from this register  $A$  (*trial subtraction*).
- If the result is negative (*i.e. not going*):
  - Add the divisor  $M$  back into the register  $A$  (*i.e. restoring back*).
  - Record 0 as the next quotient bit.
- If the result is positive:
  - Do not restore the intermediate result.
  - Record 1 as the next quotient bit.



17/03/24

Computer Architecture and Operating System (CS31702)

43



17/03/24

Computer Architecture and Operating System (CS31702)

44

- **Analysis:**

- For  $n$ -bit divisor and  $n$ -bit dividend, we iterate  $n$  times.
- Number of trial subtractions:  $n$
- Number of restoring additions:  $n/2$  on the average
  - Best case:  $0$
  - Worst case:  $n$

17/03/24

Computer Architecture and Operating System (CS31702)

45

## A Simple Example: 8/3 for 4-bit representation ( $n=4$ )

Initially: 0 0 0 0 0    1 0 0 0

Shift: 0 0 0 0 1    0 0 0 -

Subtract: 0 0 1 1

Set  $Q_0$ : 1 1 1 1 0

Restore: 0 0 1 1

0 0 0 0 1    0 0 0 0

Shift: 0 0 0 1 0    0 0 0 -

Subtract: 0 0 1 1

Set  $Q_0$ : 1 1 1 1 1

Restore: 0 0 1 1

0 0 0 1 0    0 0 0 0

Shift: 0 0 1 0 0    0 0 0 -

Subtract: 0 0 1 1

Set  $Q_0$ : 0 0 0 0 1

0 0 0 0 0    0 0 0 1

Shift: 0 0 0 1 0    0 0 1 -

Subtract: 0 0 1 1

Set  $Q_0$ : 1 1 1 1 1

Restore: 0 0 1 1

0 0 0 1 0    0 0 1 0

**Remainder**  
00010 = 2


**Quotient**  
0010 = 2

17/03/24

Computer Architecture and Operating System (CS31702)

46

## (b) Non-Restoring Division




- The performance of restoring division algorithm can be improved by exploiting the following observation.
- In restoring division, what we do actually is:
  - If  $A$  is positive, we shift it left and subtract  $M$ .
    - That is, we compute  $2A - M$ .
  - If  $A$  is negative, we restore it by doing  $A + M$ , shift it left, and then subtract  $M$ .
    - That is, we compute  $2(A + M) - M = 2A + M$ .
- We can accordingly modify the basic division algorithm by eliminating the restoring step. → **NON-RESTORING DIVISION**

Shift left means  
multiplying by 2.

### • Basic steps in non-restoring division:

- Start by initializing register  $A$  to 0, and repeat steps (b)-(d)  $n$  times.
- If the value in register  $A$  is positive,
  - Shift  $A$  and  $Q$  left by one bit position.
  - Subtract  $M$  from  $A$ .
- If the value in register  $A$  is negative,
  - Shift  $A$  and  $Q$  left by one bit position.
  - Add  $M$  to  $A$ .
- If  $A$  is positive, set  $Q_0 = 1$ ; else, set  $Q_0 = 0$ .
- If  $A$  is negative, add  $M$  to  $A$  as a final corrective step.





### A Simple Example: 8/3 for n=4

Initially: 0 0 0 0 0 1 0 0 0

Shift: 0 0 0 0 1 0 0 0 -

Subtract: - 0 0 1 1

Set  $Q_0$ : 1 1 1 1 0 0 0 0

Shift: 1 1 1 0 0 0 0 0 -

Add: 0 0 1 1

Set  $Q_0$ : 1 1 1 1 1 0 0 0

Shift: 1 1 1 1 0 0 0 0 -

Add: 0 0 1 1

Set  $Q_0$ : 0 0 0 0 1 0 0 0

Shift: 0 0 0 1 0 0 0 1 -

Subtract: - 0 0 1 1

Set  $Q_0$ : 1 1 1 1 0 0 1 0

Correction Add: 1 1 1 1 1 0 0 0

0 0 0 1 1

0 0 0 1 0

Remainder  
00010 = 2

Quotient  
0010 = 2

## Data Path for Non-Restoring Division

