{"payload":{"header_redesign_enabled":false,"results":[{"id":"547739530","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"PSR0001/eSim_hackathon","hl_trunc_description":"Mixed Signal Circuit Design and Simulation Marathon under very Good category Article: <a href=\"https://www.linkedin.com/pulse/mixed-signal-simulation-marathon-using-esim-sky130-kannan-moudgalya/?trackingId=PLrgw35VThqQ5QB\" rel=\"nofollow\">https://www.linkedin.com/pulse/mixed-signal-simulat…</a>","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":547739530,"name":"eSim_hackathon","owner_id":83899035,"owner_login":"PSR0001","updated_at":"2022-10-08T13:57:08.250Z","has_issues":true}},"sponsorable":false,"topics":["fpga","simulation","electronics","vhdl","verilog","ic","esim","esim-design","sky130"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253APSR0001%252FeSim_hackathon%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/PSR0001/eSim_hackathon/star":{"post":"ptGxYMHtLia2WOlGrozesyT37V__bhmn2Zi4kD8gyCPuetX4zUdm89RL3ZCpNRv-PcSYxbzGUBLqIHBtIS7TOw"},"/PSR0001/eSim_hackathon/unstar":{"post":"MG9Z2-pQogHIugiQeZgWqoZs358sZGHgCNXml8ay94a-agDWcnZtguSiT1r0Hc-W__-4l8C-KnJOCVhv5R0vMg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"cSZVRPoTpOJaaVyU9IPKld9qFErEYLQzEXHAwvShB9SbP38gV8MZkYUGpXaKz_DmDPgo97DQOh8x6P8GPARZEQ"}}},"title":"Repository search results"}