

P. SAI VENKAT RAMANA

B.Tech ECE (VLSI) | KL University, Vijayawada
+91 9182709036 | psvr120205@gmail.com | Portfolio | LinkedIn

Career Objective

Seeking an entry-level opportunity in VLSI or Embedded Systems to apply skills in digital design, Verilog/SystemVerilog, embedded technologies, and problem-solving while contributing to innovative engineering projects.

Education

Koneru Lakshmaiah University, Vijayawada B.Tech in Electronics and Communication Engineering (VLSI)	2023 – 2027 CGPA: 9.77
Koneru Lakshmaiah University Bachelor of Business Administration (Finance)	2024 – 2027 CGPA: 8.62
Tirumala Junior College, Visakhapatnam Higher Secondary Education (MPC)	2021 – 2023 96.2%
Keshava Reddy Concept School, Srikakulam Secondary School Education	2020 – 2021 100%

Skills

Languages: C, Java (Basics), Verilog, SystemVerilog

Tools: Cadence, Multisim, Xilinx Vivado, Arduino IDE, EDA Playground

Core Areas: testbench development, digital logic design, embedded systems, IoT

Projects

- **Interactive Arduino Games** – Developed hardware-based interactive games using Arduino, LEDs, buzzers, LCDs, buttons, and sensors.
- **SPI Slave Implementation in Verilog** – Designed and implemented an SPI slave module in Verilog HDL for FPGA communication.
- **SRAM Voltage Scaling in Cadence** – Increased SRAM VDD, validated model compatibility, and recalculated setup, hold, and access timing parameters.
- **8-Bit Adder Using SystemVerilog** – Designed and verified an 8-bit binary adder using SystemVerilog with a simulation testbench.

Certifications

- Embedded Systems & IoT Programming – TARAS Solutions
- Salesforce AI Associate – Salesforce
- Spectre Simulator Fundamentals (vSPECTRE23.1) – Cadence
- SystemVerilog & UVM – L2
- MS Office & C Language Basics

Internships & Training

- SystemVerilog Training – Abhyasa: Built and verified an 8-bit adder using UVM methodology and verification workflows.
- Verilog Design Training – Codetech IT Solutions: Designed combinational and sequential circuits using Verilog HDL.

Leadership & Positions

- **Student Chairperson**, IEEE Vehicular Technology Society (VTS), KL University 2026 – Present
Leading technical events, student initiatives, workshops, and technology engagement activities.
- **Core Member – Campus Relations**, PULSE ECE, KL University February 2026 – Present
Coordinating campus outreach, student engagement, communications, and organizational activities.
- **NSS Co-Coordinator**, NSS Unit-8, KL University 2025 – Present
Coordinating volunteers, awareness campaigns, community service, and social outreach initiatives.
- **Technical Team Member**, PULSE ECE, KL University July 2024 – Present
Conducting technical sessions, mentoring students, and supporting IoT project development activities.