## Make demystified

I am getting a lot of questions about makefiles, so I have decided to try to demystify the concept of a makefile through a short tutorial. Do not hesitate to follow up if you have any questions!

## Make demystified

The *make* utility can greatly simplify the task of compiling a project with many source files. You may think of a *makefile* as a recipe that specifies what to do with your source files. The makefile may also contain a set of parameters and/or options that make will pass on to the preprocessor, compiler, linker, etc. The make utility is very general, and while is not restricted to dealing with C source code in any way, this short tutorial will focus makefiles for C projects.

A makefile typically contains a number of *variables* and any number of so-called *targets*. We will start by looking at variables and return to targets later.

## Variables

The default variable name for the compiler is CC. Preprocessor flags (i.e., options or parameters that will be passed to the preprocessor) when working with C code are specified using the CPPFLAGS variable. Similarly, the variable CFLAGS is for compiler flags, the variable LDFLAGS is for linker flags, and the variable LDLIBS is for library flags (e.g., a set of external libraries to be used when linking your program). Here is a quick overview of some of the things that these variables can be used for:

- cc: this variable specifies the C compiler (e.g., cc=gcc or cc=clang)
- CPPFLAGS: the preprocessor flags may include macro definitions (e.g., the flag -DN=5 is equivalent to adding #define N 5 to your source file(s)) and paths to some header files (e.g., the flag -Iinclude instructs the preprocessor to look for header files in the subdirectory named "include").
- CFLAGS: the compiler flags may be used to enable warnings (e.g., the flag -wall enables a set of warnings), specify a specific language standard (e.g., the flag -std=c99 instructs the compiler to use the C99 standard), and enable compiler optimization (e.g., the flag -o2 enables "level 2" optimization).
- LDFLAGS: the linker flags may include a path to an external library that is otherwise not found by the linker (e.g., the flag -Llib instructs the linker to look for libraries in a subdirectory named "lib").
- LDLIBS: this variable should include a flag for each external library that the linker needs to complete the linking step. For example, if you use a function defined in the math.h header file, you should like against the "math library" by adding the flag -lm. Similarly, if you use OpenBLAS, you should add the flag -lopenblas.

Before we construct a basic makefile, let us take a look at how we can use these variables and the make program without a makefile. We will use the "Hello World!" program as an example:

```
#include <stdio.h>
int main(void) {
```

```
printf("Hello World!\n");
return 0;
}
```

Assuming that the source file is named hello.c, you can compile this program with make using the command make hello. You can also specify/override the standard variables mentioned above when invoking make. For example, to enable warnings and to specify the compiler and C language standard, we can invoke make as follows:

```
make CC=gcc CFLAGS="-Wall -std=c99" hello
```

An alternative to setting the variables when calling make, we can construct a basic makefile with our preferred default values:

```
CC=gcc
CPPFLAGS=
CFLAGS=-Wall -std=c99
LDFLAGS=
LDLIBS=
```

The default name for a makefile is Makefile without an extension, and if you use this name, you do not have the specify the name of the makefile when you invoke make. If you want your makefile to have a different name or if you need more than one makefile in a directory, you can tell make which makefile to use using by invoking make as make -f MyMakefile (assuming your makefile is named MyMakefile).

So far this makefile only serves to enable warnings (-Wall) and to specify the C compiler (gcc) and the language standard (-std=c99). However, this makefile is sufficient as long as you only use it to compile self-contained source files, that is, source files that include a main() function but no external dependencies (except for standard header files).

Now let us consider a simple program that consists of three source files, say, greetings.c, hello.c, and goodbye.c along with two header files hello.h and goodbye.h:

```
/* greetings.c */
#include "hello.h"
#include "goodbye.h"
int main(void) {
hello();
goodbye();
return 0;
/* hello.c */
#include <stdio.h>
void hello(void) {
printf("Hello!\n");
/* goodbye.c */
#include <stdio.h>
void goodbye(void) {
printf("Goodbye!\n");
/* hello.h */
```

```
#ifndef HELLO_H
#define HELLO_H
void hello(void);
#endif
/* goodbye.h */
#ifndef GOODBYE_H
#define GOODBYE_H
void goodbye(void);
#endif
```

Each of the source files with the .c extension is a separate *compilation unit*, i.e., it may be compiled separately into an object file. Our basic makefile can be used for this purpose (in fact, you do not even need a makefile to do this):

```
make greetings.o
make hello.o
make goodbye.o
```

However, if you try to create a greetings executable using make greetings, the linker will generate an error message that says something about *undefined symbols*. The problem is that the make program only passes the object code from the greetings compilation unit to the linker, and as a result, the linker is unable to find all the pieces needed to construct the executable. You can link manually by specifying all the necessary components:

```
gcc greetings.o hello.o goodbye.o -o greetings \boldsymbol{Targets}
```

An alternative to the manual approach described in the previous section is to add some information to your makefile. As mentioned in the beginning, a makefile may also include a number of so-called *targets*. A target may have some dependencies which can be any number of source files and/or other targets. A target is specified as target: dependencies. For example, we may specify that the greetings executable depends on hello.o and goodbye.o by augmenting our basic makefile as follows:

```
CC=gcc
CPPFLAGS=
CFLAGS=-Wall -std=c99
LDFLAGS=
LDLIBS=
greetings: hello.o goodbye.o
```

The last line specifies that the greetings target depends on hello.oand goodbye.o. We can now build the greetings executable simply by executing make greetings or simply make (if make is invoked without a target, it will pick the first target that does not start with a .).

A target may also include a rule that specifies *how* to create a target from its dependencies. The previous makefile is roughly equivalent to the following, more explicit makefile:

```
hello.o: hello.c
  gcc -c -Wall -std=c99 -o hello.o
goodbye.o: goodbye.c
  gcc -c -Wall -std=c99 -o goodbye.o
```

```
greetings.o: greetings.c
  gcc -c -Wall -std=c99 -o greetings.o
greetings: greetings.o hello.o goodbye.o
  gcc greetings.o hello.o goodbye.o -o greetings
```

These rules explicitly specify how to create the greetings executable from the object files and how to create the object files from the source files. However, it is much easier to rely on make's *builtin* or *implicit* rules, especially if you are dealing with many files or want to experiment with different options such as compiler optimization. Note that the make program will complain if the rules are not correctly indented: make requires a *tab* for indentation and does not accept *spaces* for indentation.

## Phony targets

A makefile may also have so-called *phony* targets. These are targets that do not result in the creation of a file that has the target's name. The greetings target is not a phony target, because it results in a file named greetings when the make program is done processing the target. It is customary to add a phony target with the name *clean* which is used to "clean up" by deleting object files and/or targets. A clean target may look like this:

```
CC=gcc
CPPFLAGS=
CFLAGS=-Wall -std=c99
LDFLAGS=
LDLIBS=
greetings: hello.o goodbye.o

.PHONY: clean
clean:
rm -f greetings *.o
```

The command make clean will then execute the shell command rm -f \*.o greetings which deletes/removes the greetings file and all files in the current directory with the .o extension. The rm -f command is Linux/Unix specific, so a more portable approach is to make use of make's RM variable which specifies a command that may be used for deleting files (just like CC specifies the C compiler). Moreover, to avoid an error message if the greetings executable does not exist, we may prepend a - to the clean rule. This these modifications, the makefile will look like this:

```
CC=gcc
CPPFLAGS=
CFLAGS=-Wall -std=c99
LDFLAGS=
LDLIBS=
greetings: hello.o goodbye.o
.PHONY: clean
clean:
   -$(RM) greetings *.o
```

Another common phony target name is *all*. This is often used as shorthand for several targets. For example, suppose we write two test programs test\_hello.c and test\_goodbye.c:

```
/* test_hello.c */
#include "hello.h"
int main(void) {
 hello();
 return 0;
}
/* test_goodbye.c */
#include "goodbye.h"
int main(void) {
 goodbye();
 return 0;
}
```

Now let us add these targets to out makefile along with a phony all target:

```
CC=gcc
CPPFLAGS=
CFLAGS=-Wall -std=c99
LDFLAGS=
LDLIBS=
   .PHONY: all
all: greetings test_hello test_goodbye

greetings: hello.o goodbye.o
test_hello: hello.o
test_goodbye: goodbye.o

.PHONY: clean
clean:
   -$(RM) greetings test hello test goodbye *.o
```

The phony all target has three dependencies: greetings and the two new targets test\_hello and test\_goodbye. Since the all target is the first target in the makefile, simply executing make will be equivalent to make all which causes make to process the three targets greetings, test\_hello, and test\_goodbye. Finally, notice that the new targets have been added to the clean rule so that make clean will also delete the new targets if they exist.

The makefile and the source code is available here: greetings.zip