

深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

PRODUCT SPECIFICATION

Customer 客户名称	
Part NO. 产品型号	CL35BC106-40A
Product type 产品内容	Mode:Transmissive type :Normallywhite. TFT LCD Module LCD Module: Graphic 320RGB*480Dot-matrix
Remarks 备注栏	☐ APPROVAL FOR SEPCIFICATIONS ONLY ☒ APPROVAL FOR SEPCIFICATIONS AND SAMPLE
Signature by Customer: 客户确认签章	

制定	审核	核准

深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

Contents

1.0 General Description (基本描述).....	3
2.0 Electrical Specifications (电气规格).....	4
3.0 Mechanical Outline Dimension (外形结构).....	6
4.0 Pin Configuration (引脚说明).....	8
5.0 Signal Timing Specification (时序规格).....	10
6.0 Packing Information (包装说明).....	13
7.0 Reliability Test (可靠性测试).....	14
8.0 Inspection Standards (检验标准).....	14
9.0 Handling & Cautions (使用及注意事项)	19
10.0 Revision History (修订记录)	20

深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

1.0 GENERAL DESCRIPTION

1.1 Introduction

CL35BC106-40A is a color active matrix TFT LCD module using amorphous silicon TFT's (Thin Film Transistors) as an active switching devices. This module has a 3.5 inch diagonally measured active area with HVGA resolutions (**320** horizontal by **480** vertical pixel array). Each pixel is divided into RED, GREEN, BLUE dots which are arranged in vertical stripe and this module can display 16M colors. The TFT-LCD panel used for this module is adapted for a low reflection and higher color type.

1.2 General Specification

Parameter	Specification	Unit	Remarks
Active area 可视区域	48.96(H) × 73.44(V)	mm	
Number of pixels 点阵数量	320(H) × 480(V)	pixels	
Pixel pitch 像素尺寸	0.153(H) × 0.153(V)	mm	
Outline Dimension 外形尺寸	54.50(H) × 84.71(V) × 3.55 (D)	mm	With RTP
Pixel arrangement 像素排列	Pixels RGB stripe arrangement		
Display colors 颜色数量	16M		
Display mode 显示模式	Normally White		
Module Driving IC 模组驱动芯片	ILI9488		
Interface 接口方式	8/16 bits parallel interface 3/4-Line SPI interface		
Supply voltage 电压	+ 2.8/+3.3	V	
View Direction 视角	12 O' clock		

深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

2.0 ELECTRICAL SPECIFICATIONS

2.1 Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit	Remarks
Power Supply Voltage	V _{DD}	-0.3	4.2	V	
Power Supply For LED	V _{LED}	-0.3	3.5	V	
Operating Temperature	T _{OP}	-20	+70	°C	
Storage Temperature	T _{ST}	-30	+80	°C	

2.2 Electrical Specifications

Parameter	Symbol	Values			Unit	Notes
		Min	Typ	Max		
Power Supply Input Voltage	VDD	2.5	2.8	3.3	V	
Logic Power Supply Input Voltage	IOVCC	1.65	1.8	3.3	V	
Power Supply Current	IDD	-	-	-	mA	
TFT Gate On Voltage	VGH	10	-	17	V	
TFT Gate Off Voltage	VGL	-12	-	-7	V	
TFT Common Electrode Voltage	VCOM	-2	-	0	V	Note 1

Notes :

1. VCOM must be adjusted to optimize display quality, as Crosstalk and Contrast Ratio etc.

深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

2.3 Backlight Characteristic


Item	Symbol	Min	Typical	Max	Unit
LED module Forward voltage	V_{LED}	2.9	3.1	3.3	V
LED module current	V_{LED}		120	150	mA
LCM Surface Luminance ★1	L_s	350			Cd/m^3
LCM Surface brightness uniform★2	L_D	80			%

★1Test condition is:

- (1) Center point on active area.
- (2) Best Contrast.


★2 Uniform measure condition:

- (1) Measure 9 point. Measure location show below;
- (2) Uniform=(Min. brightness /Max.brightness)*100%
- (3)Best Contrast.




3.0 MECHANICAL OUTLINE DIMENSION

3.1 LCM Drawing without RTP (显示屏不带电阻触摸的图纸)



3.2 LCM Drawing With RTP (显示屏带电阻触摸的图纸)



深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

4.0 PIN CONFIGURATION

Pin No.	Symbol	Description
1	XL	Touch panel control pin (触摸屏控制脚)
2	YU	Touch panel control pin (触摸屏控制脚)
3	XR	Touch panel control pin (触摸屏控制脚)
4	YD	Touch panel control pin (触摸屏控制脚)
5	GND	Ground (接地脚)
6	IOVCC	Power supply for I/O system (1.8-3.3V) (I/O 供电脚)
7	VCC	Power supply(2.8-3.3V) (电源脚)
8	FMARK	Tearing effect signal (TE 信号)
9	CS	Chip selection pin(low enable) (片选信号,低电平使能)
10	RS/SPI_RS	Display data/command selection pin(if not used, please fix this pin at IOVCC or GND) (数据或寄存器选择脚,不用时接 IOVCC 或者接地)
11	WR/SPI_SCL	Write enable in parallel interface (使用并口时用于写入控制) Clock pin in 3/4-line SPI interface (使用 3 线或 4 线串口时用于时钟输入)
12	RD	Read enable in parallel interface (if not used, please fix this pin at IOVCC) (使用并口时用于读取控制,不用时接 IOVCC)
13	SDA	3/4-line SPI interface input pin (if not used, please fix this pin at IOVCC or GND) (3 线或 4 线串口数据输入脚,不用时接 IOVCC 或者接地)
14	SDO	3/4-line SPI interface output pin (if not used, let this pin open) (3 线或 4 线串口数据输出脚,不用时悬空)
15	RESET	Reset signal (signal is active low) (复位脚,低电平复位)
16	GND	Ground (接地脚)
17 / 32	DB0 / DB15	Data bus (if not used, please fix this pin at IOVCC or GND) (数据传输线,不用时接 IOVCC 或者接地)


深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

33	LEDA	Backlight led anode input pin (+) (背光正极供电脚)																											
34	LEDK	Backlight led cathode input pin (-) (背光负极供电脚)																											
35	LEDK	Backlight led cathode input pin (-) (背光负极供电脚)																											
36	LEDK	Backlight led cathode input pin (-) (背光负极供电脚)																											
37	GND	Ground (接地脚)																											
38	IM0	Interface mode select (接口选择脚) <table><tr><th>IM0</th><th>IM1</th><th>IM2</th><th>Data Pin</th><th>MPU Interface Mode</th></tr><tr><td>0</td><td>1</td><td>0</td><td>DB[15: 0]</td><td>80-16bit Parallel</td></tr><tr><td>1</td><td>1</td><td>0</td><td>DB[7: 0]</td><td>80-8bit Parallel</td></tr><tr><td>1</td><td>0</td><td>1</td><td>SDA:IN/SDO:OUT</td><td>3-line 9bit serial</td></tr><tr><td>40</td><td>IM2</td><td>1</td><td>1</td><td>1</td><td>SDA:IN/SDO:OUT</td><td>4-line 8bit serial</td></tr></table>	IM0	IM1	IM2	Data Pin	MPU Interface Mode	0	1	0	DB[15: 0]	80-16bit Parallel	1	1	0	DB[7: 0]	80-8bit Parallel	1	0	1	SDA:IN/SDO:OUT	3-line 9bit serial	40	IM2	1	1	1	SDA:IN/SDO:OUT	4-line 8bit serial
IM0	IM1		IM2	Data Pin	MPU Interface Mode																								
0	1		0	DB[15: 0]	80-16bit Parallel																								
1	1		0	DB[7: 0]	80-8bit Parallel																								
1	0	1	SDA:IN/SDO:OUT	3-line 9bit serial																									
40	IM2	1	1	1	SDA:IN/SDO:OUT	4-line 8bit serial																							
39	IM1																												

5.0 SIGNAL TIMING SPECIFICATION


5.1 8080 Series MCU Parallel Interface Characteristics(16/8-bit Bus)



Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	-
	that	Address hold time (Write/Read)	0	-	ns	-
CSX	tchw	CSX "H" pulse width	0	-	ns	-
	tcs	Chip Select setup time (Write)	15	-	ns	-
	trcs	Chip Select setup time (Read ID)	45	-	ns	-
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	-
	tcsf	Chip Select Wait time (Write/Read)	0	-	ns	-
WRX	twc	Write cycle	30	-	ns	-
	twrh	Write Control pulse H duration	15	-	ns	-
	twrl	Write Control pulse L duration	15	-	ns	-
RDX (FM)	trcfm	Read Cycle (FM)	450	-	ns	When read from Frame Memory
	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
RDX (ID)	trc	Read cycle (ID)	160	-	ns	When read ID data
	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
DB [23:0], DB [17:0], DB [15:0], DB [8:0], DB [7:0]	tdst	Write data setup time	10	-	ns	For maximum, CL=30pF For minimum, CL=8pF
	tdht	Write data hold time	10	-	ns	
	trat	Read access time	-	40	ns	
	tratfm	Read access time	-	340	ns	
	trod	Read output disable time	20	80	ns	

Note: $T_a = 25^\circ\text{C}$, $IOVCC = 1.65V$ to $3.3V$, $VCC = 2.5V$ to $3.3V$, $GND = 0V$


5.2 Serial Interface Characteristics (3-line serial)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tsc	SCL-CSX	15	-	ns	
	tchwh	CSX H Pulse Width	40	-	ns	
	tcss	Chip select time (Write)	60	-	ns	
	tcsh	Chip select hold time (Read)	65	-	ns	
SCL	twc	Serial Clock Cycle (Write)	66	-	ns	
	twrh	SCL H Pulse Width (Write)	15	-	ns	
	twrl	SCL L Pulse Width (Write)	15	-	ns	
	trc	Serial Clock Cycle (Read)	150	-	ns	
	trdh	SCL H Pulse Width (Read)	60	-	ns	
	trdl	SCL L Pulse Width (Read)	60	-	ns	
SDA/SDI (Input)	tds	Data setup time (Write)	10	-	ns	
	tdh	Data hold time (Write)	10	-	ns	
SDA/SDO (Output)	tacc	Access time (Read)	10	50	ns	For maximum CL=30pF
	toh	Output disable time (Read)	15	50	ns	For minimum CL=8pF

Note: $T_a = 25^\circ\text{C}$, $IOVCC=1.65V$ to $3.3V$, $VCC=2.5V$ to $3.3V$, $GND=0V$


5.3 Serial Interface Characteristics (4-line serial)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	15	-	ns	
	tcsh	Chip select hold time (Read)	15	-	ns	
	tCHW	CS H pulse width	40	-	ns	
SCL	twc	Serial clock cycle (Write)	50	-	ns	
	twrh	SCL H pulse width (Write)	10	-	ns	
	twrl	SCL L pulse width (Write)	10	-	ns	
	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL H pulse width (Read)	60	-	ns	
	trdl	SCL L pulse width (Read)	60	-	ns	
D/CX	tas	D/CX setup time	10	-	ns	
	tah	D/CX hold time (Write/Read)	10	-	ns	
SDA/SDI (Input)	tds	Data setup time (Write)	10	-	ns	
	tdh	Data hold time (Write)	10	-	ns	
SDA/SDO (Output)	tacc	Access time (Read)	10	50	ns	For maximum CL=30pF
	tod	Output disable time (Read)	15	50	ns	For minimum CL=8pF

Note: $T_a = 25^\circ\text{C}$, $IOVCC = 1.65\text{V to } 3.3\text{V}$, $VCC = 2.5\text{V to } 3.3\text{V}$, $GND = 0\text{V}$

6.0 PACKING INFORMATION



深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

7.0 RELIABILITY TEST

The Reliability test items and its conditions are shown in below.

No	Test Items	Conditions
1	High temperature storage test	Ta = 80℃, 96 hrs
2	Low temperature storage test	Ta = -30℃, 96 hrs
3	High temperature & high humidity operation test	Ta = 40℃, 90%RH, 48 hrs
4	High temperature operation test	Ta = 70℃, 96 hrs
5	Low temperature operation test	Ta = -20℃, 96 hrs
6	Thermal shock	Ta = -20℃ ↔ 70℃ (2 hr), 30 cycle

8.0 INSPECTION STANDARDS

8.1 AQL(Acceptable Quality Level)


AQL of major and minor defect.

	MAJOR DEFECT	MINOR DEFECT
AQL	0.65	1.5

8.2 Basic conditions for inspection

The LCM face to us, in normal environment, the lux is 1000±200.(Darkroom's lux: 100±50),About an angle of incidence 30°, a distance of 30 cm with an angle of 45 degree to check the products without uncovering the film!

(As shown below)






深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

8.3 Inspection item and criteria

8.3.1 Visual inspection criterion in immobility



(1) Glass defect

NO	Defect item	Criteria	Remark
1	Dimension Unconformity (Major defect)	By Engineering Drawing	
2	Cracks (Major defect)	1. Linear crack spanel 【Reject】 2. Nonlinear crack contrast by limited sample	
3	Glass extrude the conductive area (minor defect)	a: disregards and no influence assemblage. 1) $b \leq 1/3$ Pin width (non bonding area) 【Accept】 2) bonding area $\leq 0.5\text{mm}$ 【Accept】	A: Length, b: Width
4	Pin-side ,conductive area damaged (minor defect)	(a c: disregards) $b \leq 1/3$ of effective length for bonding electrode 【Accept】	a: length, b: Width, c: Thickness 
5	Pin-side, non-conductive area damaged (minor defect)	1) Damage area don't touch the ITO (Including contraposition mark, except scribing mark) 【Accept】 2) $C < T$ $b \leq BM 1/3$ of width 【Accept】 3) $c = T$ b not touch the seal glue 【Accept】 4) a disregards	a: Length, b: Width c: Thickness 
6	Non-pin-side damage (minor defect)	$c < T$ 1) b exceeds $1/3 BM$ 【Reject】 $c = T$ b not touch the seal glue 【Reject】	c: Thickness b: width of  damage


深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

(2) LCD appearance defect(View area)

NO	Defect item	Criteria		Remark
1	Fiber 、 glass cratch、 polarizer scratch/folded (minor defect)	Specification	Allowable	note1:L: Length, W: Width note2: disregard if out of AA 
		$W \leq 0.03\text{mm}$	disregard	
		$0.03\text{mm} < W \leq 0.05\text{mm};$ $L \leq 3.0\text{mm}$	2	
		$0.05\text{mm} < W \leq 0.1\text{mm};$ $L \leq 3.0\text{mm}$	1	
		$W > 0.1\text{mm}; L > 3.0\text{mm}$	0	
2	Polarizer bubble 、 concave and convex (minor defect)	$\phi \leq 0.2\text{mm}$	disregard	note1: $\phi = (L+W)/2$, L:Length, W :Width note2:disregard if out of AA
		$0.2\text{mm} < \phi \leq 0.3\text{mm}$	2	
		$0.3\text{mm} < \phi \leq 0.5\text{mm}$	1	
		$0.5\text{mm} < \phi$	0	
3	Blackdots 、 dirtydots 、 impurities、eyewinker (minor defect)	$\phi \leq 0.15\text{mm}$	disregard	note2:disregard if out of AA 
		$0.15\text{mm} < \phi \leq 0.25\text{mm}$	2	
		$0.25\text{mm} < \phi \leq 0.3\text{mm}$	1	
		$0.3\text{mm} < \phi$	0	
4	Polarizer prick (minor defect)	$\phi \leq 0.1\text{mm}$	disregard	note1: $\phi = (L+W)/2$, L=Length, W=Width note2:the distance between two dots>5mm
		$0.1\text{mm} < \phi \leq 0.25\text{mm}$	3	
		$\phi > 0.25\text{mm}$	0	


(3) FPC

NO	Defect item	Criteria		Remark
1	Copper screen peel (minor defect)	Copper screen peel 【Reject】		
2	No release tape or peel	No release tape or peel 【Reject】		
3	Dirty dot and impurity of FPC for customer using side (minor defect)	Specification	Allowable	Note1: Cannot have stride ITOimpurities
		$\phi \leq 0.25\text{mm}$	2	
		$\phi > 0.25$	0	


深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

(4) Back tape & Mara tape

NO	Defect item	Criteria	Remark
1	FPC or H/S black tape (minor defect)	1. shiftspec: 1) glue to the polarize 【Reject】 2) ICbare 【Reject】 2. left-and-rightspec: 1) exceed of FPC edge orH-Sedge 【Reject】 2) ICbare 【Reject】	
2	No black tape (major defect)	No black tape 【Reject】	
3	Tape position mistake (minor defect)	Not by engineering drawing	
4	Mara tape defect (minor defect)	Peel before pulling the protecting film 【Reject】	



(5) Silicon and Taffy glue

NO	Defect item	Criteria	Remark
1	Quantity of silicon (major defect)	Uncover the ITO and circuit area 【Reject】	note: compared by engineering
2	Taffy glue (major defect)	1. Uncover the reveal copper area 【Reject】 2. Cover layer 0.3mm (Min) ~ 3.0mm (Max) 【Reject】	note: if customer has special requirement, refer to the technical document 
3	Depth of glue covering (major defect)	Depth of glue covering overtop front Polarizer 【Reject】	Except of the special requirement

深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

8.3.2 Electricalcriteria

NO	Defect item	Criteria	Remark	
1	No display (major defect)	No display 【Reject】		
2	Missing line (major defect)	Missing line 【Reject】		
3	Seg-com light and dark (major defect)	Seg-com light and dark 【Reject】	ND filter 2% test	
4	No display in immobility (major defect)	No display in immobility 【Reject】		
5	Flicker of Pattern (major defect)	Flicker of Pattern 【Reject】		
6	Mura (major defect)	ND filter 2%test		
7	Over current (major defect)	Over current 【Reject】		
8	Voltage out of specification (major defect)	Voltage out of specification 【Reject】		
9	Pattern blur, error code (major defect)	Pattern blur, error code 【Reject】		
10	Dark light, Flicker (major defect)	Dark light, Flicker 【Reject】		
11	Black/white dots 、 Dirty dots、 eyewinker (major defect)	Specification	Allowable	Note1:disregard if out of AA 
		$\phi \leq 0.15\text{mm}$	disregard	
		$0.15\text{mm} < \phi \leq 0.25\text{mm}$	2	
		$0.25\text{mm} < \phi \leq 0.3\text{mm}$	1	
		$0.3\text{mm} < \phi$	0	
12	FiberglasscrutchPolarizer scratch/folded (major defect)	$W \leq 0.03\text{mm}$	disregard	Note1:L: Length, W: Width Note2: disregard if out of AA 
		$0.03\text{mm} < W \leq 0.05\text{mm}$ $L \leq 3.0\text{mm}$	2	
		$0.05\text{mm} < W \leq 0.1\text{mm}$ $L \leq 3.0\text{mm}$	1	
		$W > 0.1\text{mm}; L > 3.0\text{mm}$	0	

9.0 HANDLING & CAUTIONS

(1) Cautions when taking out the module

- Pick the pouch only, when taking out module from a shipping package.

(2) Cautions for handling the module

- As the electrostatic discharges may break the LCD module, handle the LCD module with care. Peel a protection sheet off from the LCD panel surface as slowly as possible.
- As the LCD panel and back - light element are made from fragile glass material, impulse and pressure to the LCD module should be avoided.
- As the surface of the polarizer is very soft and easily scratched, use a soft dry cloth without chemicals for cleaning.
- Do not pull the interface connector in or out while the LCD module is operating.
- Put the module display side down on a flat horizontal plane.
- Handle connectors and cables with care.

(3) Cautions for the operation

- When the module is operating, do not lose clock, enable signals. If any one of these signals is lost, the LCD panel would be damaged.
- Obey the supply voltage sequence. If wrong sequence is applied, the module would be damaged.

(4) Cautions for the atmosphere

- Dew drop atmosphere should be avoided.
- Do not store and/or operate the LCD module in a high temperature and/or humidity atmosphere. Storage in an electro-conductive polymer packing pouch and under relatively low temperature atmosphere is recommended.

(5) Cautions for the module characteristics

- Do not apply fixed pattern data signal to the LCD module at product aging.
- Applying fixed pattern for a long time may cause image sticking.

(6) Other cautions

- Do not disassemble and/or re-assemble LCD module.
- Do not re-adjust variable resistor or switch etc.
- When returning the module for repair or etc., Please pack the module not to be broken. We recommend to use the original shipping packages.

深圳市永达创力电子有限公司

Shenzhen YongDaChuangLi Electronics Co., Ltd

10.0 REVISION HISTORY

Version	Revise record	Date
V0	Original version	2023-03-30