

PAVAN KUMAR AMBEKAR

pavankumar9219@gmail.com | +919008009219
Bangalore , India 572103
WWW: <http://linkedin.com/in/pavankumarambekar>

PROFESSIONAL SUMMARY

Organized and dependable candidate successful at managing multiple priorities with a positive attitude. Willingness to take on added responsibilities to meet team goals.

SKILLS

0. Able to perform DFT on Design from Scratch,
1. MBIST insertion and RTL and GLS validation.
2. EDT/Compression insertion.
3. Synthesis and Quality Assurance.
4. Scan Insertion and scan coverage analysis.
5. ATPG and test coverage analysis.
6. Simulations with timing.
7. DFT flow bring up.
8. Have good scripting skills for automate iterative tasks.
9. Have handled turnkey project.

WORK HISTORY

Senior DFT Engineer and Synthesis Engineer | Mirafra Technology, Mediatek - Bangalore 06/2023 - Current

- Project: Ariana Chip, Yuoshan PCIE5 and Davinci IMGSYS
- MBIST insertion and compression insertion
- RTL simulation
- Scan insertion and scan coverage
- Scan coverage Analysis
- Synthesis
- ATPG coverage analysis
- LEC, MUSE, CTS-sanity Tv-SDC, STA and CLP
- DFT-QA

DFT Engineer | Cerium TechMahindra, Intel, CDAC - Bengaluru, KA 07/2021 - 06/2023

- Project: WLW(Willow wood) in intel, GUC asic project, Vega processor in CDAC
- MBIST insertion and EDT-OCC insertion
- RTL simulation
- Scan insertion and graybox generations
- Scan coverage Analysis
- Prelayout ATPG on stuck-at and transition
- Coverage analysis
- ICLNetwork and MBIST pattern generation and validation
- No-timing and sdf simulations
- Using custom PDL flow for testing ICLNetwork and IP
- Good knowledge of Intel security policy in the IC (Integrated Circuit)
- Coverage analysis and improvements
- Achieved 99.6% for Stuck-at and 97% for At-speed
- Zero delay simulation and timing

DFT Engineer | Ziotron Consulting Pvt Ltd - Bangalore 01/2021 - 07/2021

Post Graduate Assistant | Newcastle University - Newcastle Upon Tyne, UK 02/2020 - 10/2020

- Project: Tsetline Machine AI Chip (Mignon2.0)
- Scan Insertion
- Cleaning DRC's
- ATPG for Stuck-at & At-speed
- Coverage analysis and improvements
- No Timing and Timing simulation
- RTL coding
- Design and implement ATE using multiple FPGA to test chip.

Trainee Engineer | Sandeepani Institute of VLSI - Bangalore 10/2018 - 06/2019

- Scan & EDT, ATPG for S@, TDF, Coverage improvement, Simulation (No- timing and Timing)
- MBIST insertion and validation (GLS Simulation)
- IEEE 1149.1 and IEEE 1149.6
- Proven capability to handle turn key project
- Time Management and Communication
- Strong knowledge on DFT fundamentals and ASIC flow
- Capable of handling both block level as well as SoC level

EDA TOOL EXPOSURE

- EDA Tools: Genus (Synthesis and Scan Insertion), Tessent DFT advisor, Test
- Kompress/FastScan, Synopsys DC, QuestaSim, VCS and DVE
- RTL: Verilog, VHDL and System-Verilog
- Script: TCL, perl, bash and shell.

EDUCATION

Newcastle University - Newcastle Upon Tyne, United Kingdom 11/2020
Master Of Science: Microelectronics

Siddaganga Institute of Technology - Tumkur, Karnataka, India 03/2018
Bachelor Of Engineering: Electronics And Communications