Mini Project - VGA Text and LFSR

Maryam Hemmati

Department of Electrical, Computer, and Software Engineering University of Auckland

email: m.hemmati@auckland.ac.nz

COMPSYS 305-Digital Systems Design

8 April 2025

Maryam Hemmati (ECSE)

Maryam Hemmati (ECSE)

8 April 2025 1 / 21

VGA Interface - Review

VGA Interface Review

2 Text Display on VGA Screen

Stine Linear Feedback Shift Register (LFSR)

Content

8 April 2025

VGA video standard contains 5 active signals:

- Horizontal and vertical synchronisation signals.
- Three analog signals for red, green and blue (RGB) colours formation.
 - ▶ By changing the analog voltage levels of the RGB signals, different colours can be produced.
 - Depending on the number of bits supported by the development board, different amount of colours can be represented.

VGA Interface - Review

Image on VGA screen is displayed by turning the pixels ON and OFF.

- Video signal must redraw the entire screen 60 times per sec (60Hz) to avoid flickers.
 - ▶ Human eyes detect flickers at refresh rate less than 30Hz.
- We will use the common VGA display standard at 25MHz pixel rate with 640x480 resolution.

Mini Project - VGA Text and LFSR

► Each pixel takes 40ns at 25MHz pixel rate.


8 April 2025

Maryam Hemmati (ECSE)

Mini Project - VGA Text and LFSR

8 April 2025

VGA Interface - DE0-CV Board - Review



VGA Interface - VGA Sync Component - Review

We need a component to drive the control signals to the display and provide pixel values at the right rate.

- In order to generate the VGA signal at 25 MHz, the clock signal provided by DE0-CV (50MHz) needs to be halved.
- 25 MHz clock signal can be used by counters to generate the horizontal and vertical sync signals.
- The counters also represent row and column address of a pixel, which can be used by other components to retrieve pixel information.

Text Display

If we want to put a text on the screen, we need to know the pattern of characters.

- Based on the character pattern, pixel row, and column information, we decide on RGB values to be sent to the VGA_Sync component.
- The following lines of code can put **H** on the screen:

```
if (((8<row<18) and (col = 8)) or ((8<row<18) and (col = 13))
 or ((row=13) and (8<col<13))) then
    red <= '1';
else
    red <= '0';
end if;
```


We can store the display pattern of characters in a memory and access the memory for writing text on the screen.

Text Display

A group of characters are stored in a memory block in the FPGA.

- This memory is instantiated in the char_rom.vhd
- The memory should be initialized with the information of character patterns.
 - ▶ A *.mif file is used to initialize the memory.
 - ▶ TCGROM.mif is the memory initialization file that contains the patterns of 64 characters.
 - ► Each character in a .mif file is described through 8 lines of memory address and is translated to a block of 8x8 pixels.

Address			Font Data
000001	000	:	00011000;
000001	001	:	00111100;
000001	010	:	01100110;
000001	011	:	01111110;
000001	100	:	01100110;
000001	101	:	01100110;
000001	110	:	01100110;
000001	111	:	00000000;



Maryam Hemmati (ECSE)

Mini Project - VGA Text and LFSR

8 April 2025

Text Display

char_rom.vhd gets an instance of altsyncram component which is a memory IP core.

```
9 ENTITY char_rom IS
                character_address : IN STD_LOGIC_VECTOR ($ DOWNTO 0);
font_row, font_col : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
clock : IN STD_LOGIC
rom_mux_output : OUT STD_LOGIC
     END char_rom;
20 MARCHITECTURE SYN OF char rom IS
            SIGNAL rom data : SID LOGIC VECTOR (7 DOWNTO 0):
           SIGNAL rom address : STD LOGIC VECTOR (8 DOWNTO 0);
            COMPONENT altsyncram
            GENERIC (
                address aclr a
                clock_enable_input_a
                clock_enable_output_a
                                             . STRING:
                init file
                intended_device_family
                                              : STRING:
                                              : STRING;
                1pm hint
                numwords a
                                              : NATURAL
                 operation mode
                 outdata aclr a
                                              : STRING:
                outdata reg a
                 widthad_a
                                              : NATURAL
                                              : NATURAL:
                width a
                 width_byteena_a
                                              : NATURAL
                 clock0 : IN STD_LOGIC ;
address_a : IN STD_LOGIC_VECTOR (8 DOWNTO 0);
q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
43
44
                clock0
                                                                                                            8 April 2025
```

Text Display

The following table shows the contents of the CharROM which is initialized through TCGROM.mif file.

- Memory depth is **512**.
- Memory width is 8. The content of memory for each address is an 8-bit value.
- Notice that the address is in Oct format.

CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS
@	00	Р	20	Space	40	0	60
Α	01	Q	21	!	41	1	61
В	02	R	22	"	42	2	62
С	03	S	23	#	43	3	63
D	04	Т	24	\$	44	4	64
Е	05	U	25	%	45	5	65
F	06	V	26	&	46	6	66
G	07	W	27	,	47	7	67
Н	10	X	30	(50	8	70
	11	Υ	31)	51	9	71
J	12	Z	32	*	52	Α	72
K	13]	33	+	53	В	73
L	14	Dn Arrow	34	,	54	С	74
M	15]	35	-	55	D	75
N	16	Up Arrow	36		56	E	76
0	17	Lft Arrow	37	/	57	F	77

Text Display


We only need to provide *rom_address* and extract one bit of *rom_data* as an output for each pixel.


```
49 BEGIN
50
           altsyncram_component : altsyncram
           GENERIC MAP (
              address_aclr_a => "NONE"
 54
               clock_enable_input_a => "BYPASS",
              clock_enable_output_a => "BYPASS",
              init_file => "tcgrom.mif",
              intended device family => "Cyclone III",
              lpm hint => "ENABLE RUNTIME MOD=NO",
              1pm type => "altsyncram",
              numwords_a => 512,
              operation mode => "ROM",
              outdata_aclr_a => "NONE",
              outdata_reg_a => "UNREGISTERED",
 63
 64
              widthad a => 9,
 65
              width a \Rightarrow 8,
 66
              width_byteena_a => 1
 67
           PORT MAP (
68
              clock0 => clock.
69
               address_a => rom_address,
              q_a => rom_data
 74
          rom address <= character address & font row;
 75
          rom_mux_output <= rom_data (CONV_INTEGER(NOT font_col(2 DOWNTO 0)));
      END SYN;
```

8 April 2025

Text Display


- The way we use part of pixel-row and pixel-column value as the address to the CharROM defines the size of the text.
 - ▶ If we use 3 lower bits of the pixel-row address, we will get the text in its original size of 8x8.
- To make characters larger, each dot in the font should map to several pixels.
 - ► To double the size, each dot should map to a 2x2 pixel block.
 - pixel-row[3 downto 1] and pixel-column[3 downto 1] are used as the font row and font column.







Text Display Example

Try this example and see how you can fill the screen with rows of different characters:



Linear Feedback Shift Register (LFSR)





Linear Feedback Shift Register

Linear Feedback Shift Register (LFSR)

- A linear feedback shift register (LFSR) is a shift register whose input bit is the output of a linear function of two or more bits of its previous states.
- The linear feedback can be formed by performing exclusive-OR on the outputs of two or more of the flip flops together.
 - ▶ Alternatively XNOR can be used for the feedback.
- LFSRs can be used in variety of applications such as
 - ► Pseudo-random number generators
 - ► Test pattern generation
 - ► Cyclic Redundancy Check (CRC)
 - Cryptography

Linear Feedback Shift Register (LFSR)

- The points within the register chain, where the feedback comes from are called taps.
 - ▶ Taps are the bits that influence the output.
 - ▶ Two LFSRs with the same seed but different taps generate different sequences.
- The initial value of the LFSR is called the **seed**
 - ▶ It should be a **non-zero** value, otherwise LFSR would be stuck at the seed value.
- An LFSR is of maximal length if it sequence through every possible value.
 - ▶ A maximal length **n-bit** LFSR can sequence through $2^n 1$ values.
 - ▶ The state "0000..." (all zeros) is not included in the sequence.

8 April 2025 8 April 2025

Linear Feedback Shift Register (LFSR)


- The choice of taps determines how many values there are in a given sequence before the sequence is repeated.
- Some tap choices for maximal length sequence is provided:

Number of bits	Length of loop	Taps
2	3	0,1
3	7	0,2
4	15	0,3
5	31	1,4
6	63	0,5
7	127	0,6
8	255	1,2,3,7
9	511	1,2,3,7 3,8
10	1023	2,9
11	2047	1,10

8 April 2025

Linear Feedback Shift Register (LFSR)


- In Galois LFSR, the XOR gates (taps), are placed between the registers.
- Galois type is more recommended in this project.



Linear Feedback Shift Register (LFSR)

There are two types of LFSRs, depending on how feedback is formed:

- In Fibonacci LFSR, the XOR gates (taps), are placed on the feedback path.
- Increasing the levels of logic in the combinational feedback path can **negatively impact** the maximum clocking frequency of the function.



Summary

- We looked at VGA interface and discussed how to show text on the VGA screen through several examples.
- We introduced LFSR to be used as a pseudo-random number generator.
 - ▶ LFSR can be used in your mini project to generate random values for the gaps in the pipes.

8 April 2025 Maryam Hemmati (ECSE) Maryam Hemmati (ECSE)

Acknowledgment

- Some figures/notes are taken from or inspired by the
 - ► CS305 Lecture notes by Muhammad Nadeem, 2019
 - ▶ EETimes Tutorial : Linear Feedback Shift Registers by Max Maxfield, 2006

Maryam Hemmati (ECSE)

Mini Project - VGA Text and LFSR

8 April 2025 21 / 21