# Interrupts





#### **Interrupts**

- Mechanism to handle asynchronous events.
- When an interrupt happens, the microcontroller does several actions:
  - Save the current software context and program counter
  - Jump to the Interrupt Service Routine
- When the ISR finishes, the software context is restored and continue with program execution
- The ARM Cortex-M family provides a unit to manage the interrupts. (Nested Vectored Interrupt Controller, NVIC)








# **Nested Vectored Interrupt Controller (NVIC)**

 The NVIC manages the interrupts and the exceptions (from internal peripherals, from external GPIO lines, etc)









UNIVERSIDAD POLITÉCNICA DE MADRID



## **Nested Vectored Interrupt Controller (NVIC)**

The processor knows where to jump when an event happens using the vector table (ordered by priority)

Number	<b>Exception type</b>	<b>Priority</b> <sup>a</sup>	Function			
1	Reset	-3	Reset			
2	NMI	-2	Non-Maskable Interrupt			
3	Hard Fault	-1	All classes of Fault, when the fault cannot activate because of priority or the Configurable Fault handler has been disabled.			
4	Memory	C611-b	MPU mismatch, including access viola	ation and no match. This is		
	Management <sup>c</sup>	Configurable <sup>b</sup>	used even if the MPU is disabled or no	ot present.		
5	Bus Fault <sup>c</sup>	Configurable	Pre-fetch fault, memory access fault, and other address/memory related.			
6	Usage Fault <sup>c</sup>	Configurable	Usage fault, such as Undefined instruction executed or illegal state transition attempt.			
7-10	RESERVED		RESERVED			
11	SVCall Configurable System service call with SVC instruction.		ion.			
12	Debug Monitor <sup>c</sup> Configurable Debug monitor – for software based debug.		lebug.			
13	-	-	RESERVED	Exceptions are managed like		
14	PendSV	Configurable	Pending request for system service.	interrupts too		
15	SysTick	Configurable	System tick timer has fired.			
16-[47/240] <sup>d</sup>	IRQ	Configurable	IRQ Input	Source: Mastering STM32. Carmine Noviello		





UNIVERSIDAD POLITÉCNICA DE M



# **Nested Vectored Interrupt Controller (NVIC)**

 The processor knows where to jump when an event happens using the vector table

Number	Exception type	Priority	Function			
1	Reset	-3	Reset			
2	NMI	-2	Non-Maskable Interrupt			startup_stm32f429xx.s file
3	Hard Fault	-1	All classes of Fault, when the fault cannot priority or the Configurable Fault handler			startup_stiffs21429xx.s file
4	Memory Management <sup>c</sup>	Configurable <sup>b</sup>	MPU mismatch, including access violation used even if the MPU is disabled or not pro-	n and no match. This i resent.	S	
5	Bus Fault <sup>e</sup>	Configurable	Pre-fetch fa related. ; Vector Table	Mapped to	Address 0 at Reset	
6	Usage Fault <sup>c</sup>	Configurable	Usage fault,	AREA	RESET, DATA, READONLY	
7.10			transition a	EXPORT	Vectors	
7-10 11	SVCall	Configurable	RESERVED System corr	EXPORT	Vectors_End	
				EXPORT	Vectors Size	
12	Debug Monitor <sup>c</sup>	Configurable				
13	-		RESERVED Vectors	DCD	initial_sp	; Top of Stack
14	PendSV		Pending rec	DCD	Reset Handler	; Reset Handler
15	SysTick	Configurable		DCD	NMI Handler	; NMI Handler
16-[47/240] <sup>d</sup>	IRQ	Configurable	IRQ Inp at	DCD	HardFault Handler	; Hard Fault Handler
				DCD	MemManage Handler	; MPU Fault Handler
				DCD	BusFault Handler	; Bus Fault Handler
				DCD	UsageFault Handler	; Usage Fault Handler
				DCD	0	; Reserved
				DCD	0	; Reserved
				DCD	0	; Reserved
				DCD	0	; Reserved
				DCD	SVC Handler	; SVCall Handler
				DCD	DebugMon Handler	; Debug Monitor Handler
				DCD	0	; Reserved
				DCD	PendSV Handler	; PendSV Handler
				DCD	SysTick_Handler	; SysTick Handler
				; Extern	nal Interrupts	
				DCD	WWDG_IRQHandler	; Window WatchDog
				DCD	PVD_IRQHandler	; PVD through EXTI Line detection
				DCD	TAMP_STAMP_IRQHandler	; Tamper and TimeStamps through the EXTI line
				DCD	RTC_WKUP_IRQHandler	; RTC Wakeup through the EXTI line








#### **Interrupt Lifecycle**

Interrupt lifecycle example



The ISR routine must fulfil this criterium:

UNIVERSIDAD POLITÉCNICA DE MADRID

 Reduce execution time avoiding loops and intensive operations







- After reset, all interrupts are disable, except Reset, NMI and Hard Fault
- Enabling an interrupt IRQ using HAL:
  - void HAL\_NVIC\_EnableIRQ (IRQn\_Type\_IRQn);

**IRQn\_Type** is an enumerated defined in the stm32f429xx.h file

Disabling an interrupt:

UNIVERSIDAD POLITÉCNI

- void HAL\_NVIC\_DisableIRQ (IRQn\_Type\_IRQn);
- Obviously the peripheral must be configured to generate interrupts







- An ISR must be defined
  - First, inside the ISR the associate pending bit must be cleared
  - Later the interrupt code is executed







This code shows how manage an interrupt for an external GPIO

A switch is connected to PIN 13 PORT C

```
//Ports 10 to 15 use the EXTI15 10 IRQ line.
  HAL NVIC EnableIRQ(EXTI15 10 IRQn);
//ISR implementation
void EXTI15 10 IRQHandler(void) {
    HAL GPIO EXTI CLEAR IT (GPIO PIN 13);
  // ISR Body:
```

#### 1.- Enable Interrupt

```
PA0 🗅
                        PB0 D
                        PC0 D
                        PD0 🗅
                                            EXTI0
                        PE0 []-
                        PE∩ □
                        PG0 □
                        PH0 -
                       PA10 D
                       PB10 □
                                                            EXTI1 IRO
                       PC10 □
                       PD10 D
                                                            EXTI2 IRQ
                                          - EXTI10 ·
                       PE10 D
                                                            EXTI3 IRO
                       PF10 □
                                                            EXTI4 IRQ
                       PH10 D
                                                            EXTI9_5_IRQ
PIN 13 PORT C
                                                             XTI15 10 IRQ
                       PC15 D
                       PD15T
                                            EXTI15
                       PE15 D
                       PF15 □
                       PG15D
```

UNIVERSIDAD POLITÉCNICA DE MADRID

ESCUELA TÉCNICA SUPERIOR DE INGENIERÍA DE SISTEMAS Y TELECOMUNICACIÓN


```
stm32f4xx_hal_cortex.c stm32f4xx_hal_cortex.h
                                          stm32f429xx.h
                                                     startup stm32f429xx.s
* @brief STM32F4XX Interrupt Number Definition.
         in @ref Library configuration section
typedef enum
/***** Cortex-M4 Processor Exceptions Numbers **********************************
 NonMaskableInt IRQn
                           = -14, /*!< 2 Non Maskable Interrupt
 MemoryManagement IRQn
                                     /*!< 4 Cortex-M4 Memory Management Interrupt
 BusFault IRQn
                                    /*!< 5 Cortex-M4 Bus Fault Interrupt
 UsageFault IRQn
                                     /*!< 6 Cortex-M4 Usage Fault Interrupt
                                     /*!< 11 Cortex-M4 SV Call Interrupt
 SVCall IRQn
 DebugMonitor IRQn
                                     /*!< 12 Cortex-M4 Debug Monitor Interrupt
 PendSV IRQn
                                     /*!< 14 Cortex-M4 Pend SV Interrupt
 SysTick IRQn
                                     /*!< 15 Cortex-M4 System Tick Interrupt
/*!< Window WatchDog Interrupt
 PVD IRQn
                                     /*!< PVD through EXTI Line detection Interrupt
 USART1 IRQn
                                    /*!< USART1 global Interrupt
 USART2 IRQn
                                     /*!< USART2 global Interrupt
 USART3 IROn
                                     /*!< USART3 global Interrupt
 EXTI15 10 IRQn
                                     /*!< External Line[15:10] Interrupts
 RTC Alarm IROn
                                     /*!< RTC Alarm (A and B) through EXTI Line Interrupt
 OTG FS WKUP IRQn
                                     /*!< USB OTG FS Wakeup through EXTI line interrupt
  LTDC IRQn
                                     /*!< LTDC global Interrupt
  LTDC ER IROn
                                     /*!< LTDC Error global Interrupt
 DMA2D IROn
                                     /*!< DMA2D global Interrupt
} IRQn Type;
```







This code shows how manage interrupt for an external GPIO. A switch is connected to PIN 13 PORT C







UNIVERSIDAD POLITÉCNICA DE MADRID

ESCUELA TÉCNICA SUPERIOR DE INGENIERÍA DE SISTEMAS Y TELECOMUNICACIÓN



This code shows how manage interrupt for an external GPIO.


A switch is connected to PIN 13 PORT C

```
//Ports 10 to 15 use the EXTI15_10 IRQ line.

HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

//ISR implementation

void EXTI15_10_IRQHandler(void) {
    __HAL_GPI0_EXTI_CLEAR_IT(GPI0_PIN_13);
    // ISR Body;
}
```



#### iiii IMPORTANT!!!!

Do not forget to configure the peripheral to work in interrupt MODE

#### Configure the peripheral before interrupts are used

See: stm32l4xx hal gpio.h







HAL interrupt Model.

```
//Ports 10 to 15 use the EXTI15_10 IRQ line.

HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

//ISR implementation

void EXTI15_10_IRQHandler(void) {
    __HAL_GPI0_EXTI_CLEAR_IT(GPI0_PIN_13);
    // ISR Body;
}
```

```
HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);


void EXTI15_10_IRQHandler(void) {
   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
   //ISR_Body
}
```

The peripheral interrupt flag is cleared

HAL provides a higher degree of abstraction

Look for the function in the file stm32F4xx\_hal\_YYY.c With YYY for specific peripheral.



Source: Mastering STM32. Carmine Noviello








#### **Interrupts Priority**

- ARM Cortex-M architecture has the capability to assign priority to interrupts
- Priority is handled using an eight-bit register (M3/M4/M7)



16 priority levels 0x00, 0x10, 0x20 ---- 0xD0, 0xE0, 0xF0.

**Higher priority** 


**Lower priority** 







### Preemption of interrupts (concept)







UNIVERSIDAD POLITÉCNICA DE MADRID




#### **Interrupts Priority**


Priority / Subpriority


Scheme: Preemption Priority / Sub-priority Five working groups can be configured

Bits AIRCR in System Control Block register let assign a Priority / Subpriority scheme.

Source: Mastering STM32. Carmine Noviello







HAL\_Init()
function configures
NVIC\_PRIORITYGROUP\_4

void HAL\_NVIC\_SetPriorityGrouping(uint32\_t PriorityGroup);

void HAL\_NVIC\_SetPriority(IRQn\_Type IRQn, uint32\_t PreemptPriority, uint32\_t SubPriority);







#### **HAL Functions and Handlers**

#### Initialization and de-initialization

```
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup);
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority);
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
void HAL_NVIC_SystemReset(void);
```

#### **Peripheral Control**

```
uint32_t HAL_NVIC_GetPriorityGrouping(void);
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority);
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn);
```

IRQn\_Type see stm32f29xx.h file

PriorityGroup see stm32f4xx\_hal\_cortex.h





