
Financial Technology with a Processing Unit



Paco Reina Campo



FinTech with a PU-NTM verified with $\rm UVM/OSVVM/FV.$

Contents

1	INT	Γ ROD Γ	UCTION 16
	1.1	BEST	PRACTICES
		1.1.1	Hardware
			1.1.1.1 ASIC
			1.1.1.2 FPGA
		1.1.2	Software
			1.1.2.1 MSP430
			1.1.2.1.1 MSP430 Tests
			1.1.2.1.1.1 ISA 16
			1.1.2.1.2 MSP430 Bare Metal
			1.1.2.1.2.1 C Language
			1.1.2.1.2.2 C++ Language
			1.1.2.1.2.3 Go Language
			1.1.2.1.3 MSP430 Operating System
			1.1.2.1.3.1 GNU Linux
			1.1.2.1.3.2 GNU Hurd
			1.1.2.1.4 MSP430 Distribution
			1.1.2.1.4.1 GNU Debian
			1.1.2.1.4.2 GNU Fedora
			1.1.2.2 OpenRISC
			1.1.2.2.1 OpenRISC Tests
			1.1.2.2.1.1 ISA 32
			1.1.2.2.1.2 ISA 64 18
			1.1.2.2.2 OpenRISC Bare Metal
			1.1.2.2.2.1 C Language
			1.1.2.2.2.2 C++ Language
			1.1.2.2.2.3 Go Language
			1.1.2.2.3 OpenRISC Operating System
			1.1.2.2.3.1 GNU Linux
			1.1.2.2.3.2 GNU Hurd
			1.1.2.2.4 OpenRISC Distribution
			1.1.2.2.4.1 GNU Debian
			1.1.2.2.4.2 GNU Fedora
			1.1.2.3 RISC-V
			1.1.2.3.1 RISC-V Tests
			1.1.2.3.1.1 ISA 32
			1.1.2.3.1.2 ISA 64
			112212 TOL 120
			1.1.2.3.2.1 C Language
			1.1.2.3.2.2 C++ Language
			1.1.2.3.2.3 Go Language
			1.1.2.3.3 RISC-V Operating System
			1.1.2.3.3.1 GNU Linux
			1.1.2.3.3.2 GNU Hurd
			1.1.2.3.4 RISC-V Distribution
			1.1.2.3.4.1 GNU Debian
			1.1.2.3.4.2 GNU Fedora

	1.2	OPEN	SOURCE PHILOSOPHY
		1.2.1	Open Source Hardware
			1.2.1.1 MSP430 Processing Unit
			1.2.1.2 OpenRISC Processing Unit
			1.2.1.3 RISC-V Processing Unit
		1.2.2	Open Source Software
			1.2.2.1 MSP430 GNU Compiler Collection
			1.2.2.2 OpenRISC GNU Compiler Collection
			1.2.2.3 RISC-V GNU Compiler Collection
	1.3	INSTE	RUCTION SET ARCHITECTURE
	1.0	1.3.1	RISC-V ISA
		1.0.1	1.3.1.1 ISA Bases
			1.3.1.1.1 RISC-V 32
			1.3.1.1.2 RISC-V 64
			1.3.1.1.3 RISC-V 04
			1.3.1.2 ISA Extensions
			1.3.1.2.1 Standard Extension for Integer Multiply and Divide
			1.3.1.2.2 Standard Extension for Atomic Instructions
			1.3.1.2.3 Standard Extension for Single-Precision Floating-Point
			1.3.1.2.4 Standard Extension for Double-Precision Floating-Point
			1.3.1.3 ISA Modes
			1.3.1.3.1 RISC-V User
			1.3.1.3.2 RISC-V Supervisor
			1.3.1.3.3 RISC-V Hypervisor
			1.3.1.3.4 RISC-V Machine
		1.3.2	OpenRISC ISA
			1.3.2.1 ISA Bases
			1.3.2.1.1 OpenRISC 32
			1.3.2.1.2 OpenRISC 64
			1.3.2.2 ISA Extensions
			1.3.2.3 ISA Modes
			1.3.2.3.1 OpenRISC User
			1.3.2.3.2 OpenRISC Supervisor
			1.3.2.3.3 OpenRISC Hypervisor
			1.3.2.3.4 OpenRISC Machine
		1.3.3	MSP430 ISA
		1.0.0	1.3.3.1 ISA Bases
			1.3.3.1.1 MSP430 16
			1.3.3.2 ISA Extensions
			1.3.3.3 ISA Modes
			1.3.3.3.1 MSP430 User
			1.3.3.3.2 MSP430 Supervisor
			1.3.3.3.3 MSP430 Hypervisor
			* -
			1.3.3.3.4 MSP430 Machine
2	ME	тноп	OLOGY 38
4	2.1		ements
	2.1	2.1.1	Structural UML diagrams
		2.1.1	0
			2.1.1.2 Component diagram
			2.1.1.3 Composite diagram
			2.1.1.4 Deployment diagram
			2.1.1.5 Object diagram
			2.1.1.6 Package diagram
			2.1.1.7 Profile diagram
		2.1.2	Behavioral UML diagrams
			2.1.2.1 Activity diagram
			2.1.2.2 Communication diagram
			2.1.2.3 Interaction diagram
			2.1.2.4 Sequence diagram
			2.1.2.5 State diagram

			Timing of	_														
		2.1.2.7	Use diag	ram .									 	 	 	 	. 4	11
2.2	Softwar	re											 	 	 	 	. 4	11
	2.2.1	Matlab L	anguage										 	 	 	 	. 4	41
	2.2.2	Rust Lan	guage .										 	 	 	 	. 4	11
2.3	Source												 	 	 	 	. 4	11
	2.3.1	Ada Lang	guage .										 	 	 	 	. 4	11
	2.3.2	C Langua	age										 	 	 	 	. 4	12
2.4		are Model	0															12
		VHDL La																$\frac{1}{42}$
		Verilog L	0 0															12
2.5		re Model																12 12
2.0		C Langua																±2 12
		C++ Lar	_															±2 12
			0 0															
0.0		Go Langi																12
2.6		are Valida																12
		VHDL La	0 0															43
		Verilog L	0 0															43
2.7	Softwar	re Validat	ion										 	 	 	 	. 4	43
	2.7.1	C Langua	age										 	 	 	 	. 4	43
	2.7.2	C++ Lar	nguage .										 	 	 	 	. 4	43
	2.7.3	Go Langi	uage										 	 	 	 	. 4	43
2.8		are Design																43
		VHDL L																43
		Verilog L	0 0															 14
2.9		re Design																14
2.0		C Langua																14 14
		C++ Lar	0															14 14
			0 0															±4 14
0.10		Go Langi																
2.10		are Verific																14
		OSVVM-																14
		2.10.1.1																14
		2	10.1.1.1															14
			2.10.1.		OSV													45
			2.10.1.		OSV													45
			2.10.1.					mulu										
		2.1	10.1.1.2	The O	SVV	$M \in$	Class	Libr	ary				 	 	 	 	. 4	15
		2.10.1.2	Transact	ion-Le	vel N	10de	eling	(TLI	M)				 	 	 	 	. 4	45
		2.10.1.3	Developi	ng Rei	usable	e Ve	erifica	ation	Cor	npor	ents	s .	 	 	 	 	. 4	45
		2.10.1.4	Using Ve	erificat	ion C	om	one	nts .					 	 	 	 	. 4	45
		2.10.1.5	_			_	-											45
		2.10.1.6		_														46
		2.10.1.7		-														16
		2.10.1.8				_			_									16
	2 10 2	UVM-Vei	-															16
		2.10.2.1																16
			10.2.1.1															16 16
		۷٠.	2.10.2.		-			ench										46
					UVI													±0 46
			2.10.2.															
			2.10.2.					nme										46
			2.10.2.					oard										17
			2.10.2.				_											47 47
			2.10.2.					ncer										17
			2.10.2.				_	nce .										47
			2.10.2.															47
			2.10.2.	1.1.9	UVI	ΜМ	[onite	or .					 	 	 	 	. 4	47
		2.1	10.2.1.2	The U	VM	Clas	s Lil	orary	٠				 	 	 	 	. 4	17
		2.10.2.2	Transact	ion-Le	vel N	10de	eling	(TLI	M)				 	 	 	 	. 4	18
		2.1	10.2.2.1	Overv	iew .								 	 	 	 	. 4	18
				TLM,														18
			10 2 2 3															18

2.10.2.2.3.1	Basics	
2.10.2.2.3.2	Encapsulation and Hierarchy	48
2.10.2.2.3.3	Analysis Communication	48
		48
2.10.2.2.4.1	V	48
2.10.2.2.4.2		48
2.10.2.2.4.3	Blocking Transport	48
2.10.2.2.4.4		49
2.10.2.2.4.5	Sockets	49
2.10.2.2.4.6	Time	49
2.10.2.2.4.7	Use Models	49
2.10.2.3 Developing Rev	usable Verification Components	49
2.10.2.3.1 Model	ling Data Items for Generation	49
2.10.2.3.1.1	Inheritance and Constraint Layering	49
	Defining Control Fields ("Knobs")	
	action-Level Components	
		50
	-	50
2.10.2.3.5.2		50
2.10.2.3.5.3	Fetching Consecutive Randomized Items	50
2.10.2.3.5.4	Sending Processed Data back to the Sequencer	50
2.10.2.3.5.5	Using TLM-Based Drivers	50
	ing the Monitor	50
	ntiating Components	50
	ing the Agent	50
2.10.2.3.8 Creati	Operating Modes	50
2.10.2.3.8.1 $2.10.2.3.8.2$		50
	Connecting Components	
	9	50
2.10.2.3.9.1		51
2.10.2.3.9.2	0 =1	51
	Declaring User-Defined Sequences	
	Sending Subsequences and Sequence Items	
	Starting a Sequence on a Sequencer	
	Overriding Sequence Items and Sequences	
	ging End of Test	51
	8	
	Implementing Checks and Coverage in Classes	51
	Implementing Checks and Coverage in Interfaces	51
	Controlling Checks and Coverage	51
	ion Components	52
	ing a Top-Level Environment	52
	atiating Verification Components	52
	ing Test Classes	52
2.10.2.4.4 Verific	cation Component Configuration	52
2.10.2.4.4.1	Verification Component Configurable Parameters	52
2.10.2.4.4.2	Verification Component Configuration Mechanism	52
2.10.2.4.4.3	Choosing between uvm_resource_db and uvm_config_db	52
2.10.2.4.4.4	Using a Configuration Class	52
2.10.2.4.5 Creati	ing and Selecting a User-Defined Test	52
2.10.2.4.5.1	Creating the Base Test	52
2.10.2.4.5.2	Creating Tests from a Test-Family Base Class	53
2.10.2.4.5.3	Test Selection	53
2.10.2.4.6 Creati	ing Meaningful Tests	53
2.10.2.4.6.1	Constraining Data Items	53
2.10.2.4.6.2	Data Item Definitions	53
2.10.2.4.6.3	Creating a Test-Specific Frame	53
2.10.2.4.7 Virtua	al Sequences	
	Creating a Virtual Sequencer	

2.10.2.4.7.2 Creating a Virtual Sequence		
		53
2.10.2.4.7.3 Controlling Other Sequencers		53
2.10.2.4.7.4 Connecting a Virtual Sequencer to Subsequencers		53
2.10.2.4.8 Checking for DUT Correctness		53
2.10.2.4.9 Scoreboards		54
2.10.2.4.9.1 Creating the Scoreboard		
2.10.2.4.9.2 Adding Exports to uvm_scoreboard		
2.10.2.4.9.3 Requirements of the TLM Implementation		
2.10.2.4.9.4 Defining the Action Taken		
2.10.2.4.9.5 Adding the Scoreboard to the Environment		
2.10.2.4.9.6 Summary		
2.10.2.4.10 Implementing a Coverage Model		
2.10.2.4.10.1 Selecting a Coverage Method		
2.10.2.4.10.1 Scientifical Coverage Method		
2.10.2.4.10.2 Implementing a Punctional Coverage Model		
2.10.2.5 Using the Register Layer Classes		
2.10.2.5.1 Overview		
2.10.2.5.2 Usage Model		
2.10.2.5.2.1 Mirroring		
2.10.2.5.2.2 Memories are not Mirrored		
2.10.2.5.3 Access API		
2.10.2.5.3.1 read / write		
2.10.2.5.3.2 peek / poke		
2.10.2.5.3.3 get / set		
2.10.2.5.3.4 randomize		55
2.10.2.5.3.5 update		55
2.10.2.5.3.6 mirror		55
2.10.2.5.3.7 Concurrent Accesses		56
2.10.2.5.4 Coverage Models		56
2.10.2.5.4.1 Predefined Coverage Identifiers		56
2.10.2.5.4.1 Predefined Coverage Identifiers		56 56
2.10.2.5.4.1 Predefined Coverage Identifiers	ng	56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers	ng	56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers		56 56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers	ng	56 56 56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers	ng	56 56 56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types	ng	56 56 56 56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model	ng	56 56 56 56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size	ng	56 56 56 56 56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access	ng	56 56 56 56 56 56 56 56 56
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling 2.10.2.5.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke	ng	
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling 2.10.2.5.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths	ng	
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access		56 56 56 56 56 56 56 57 57
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access	ag	
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling 2.10.2.5.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories	ng	
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers	ng	
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers	ng	
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.2 Unmapped Registers and Memories		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplif 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.2 Unmapped Registers and Memories 2.10.2.5.7.3 Aliased Registers		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplii 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.2 Unmapped Registers and Memories 2.10.2.5.7.3 Aliased Registers 2.10.2.5.7.4 Unimplemented Registers 2.10.2.5.7.5 RO and WO Registers Sharing the Same Address		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplit 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.2 Unmapped Registers and Memories 2.10.2.5.7.3 Aliased Registers 2.10.2.5.7.4 Unimplemented Registers 2.10.2.5.7.5 RO and WO Registers Sharing the Same Address 2.10.2.5.8 Integrating a Register Model in a Verification Environment		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplii 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.2 Unmapped Registers and Memories 2.10.2.5.7.3 Aliased Registers 2.10.2.5.7.4 Unimplemented Registers 2.10.2.5.7.5 RO and WO Registers Sharing the Same Address 2.10.2.5.8 Integrating a Register Model		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampli 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.2 Unmapped Registers and Memories 2.10.2.5.7.3 Aliased Registers 2.10.2.5.7.4 Unimplemented Registers 2.10.2.5.7.5 RO and WO Registers Sharing the Same Address 2.10.2.5.8 Integrating a Register Model 2.10.2.5.9 Integrating a Register Model	ng	
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampli 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6 Back-door Access 2.10.2.5.6.1 Back-door read/write vs. peek/poke 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.2 Unmapped Registers 2.10.2.5.7.3 Aliased Registers 2.10.2.5.7.4 Unimplemented Registers 2.10.2.5.7.5 RO and WO Registers Sharing the Same Address 2.10.2.5.9 Integrating a Register Model 2.10.2.5.9 Integrating Bus Sequencers	ng	
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampli 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6.1 Back-door Access 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.3 Aliased Registers 2.10.2.5.7.4 Unimplemented Registers 2.10.2.5.7.5 RO and WO Registers Sharing the Same Address 2.10.2.5.9 Integrating a Register Model 2.10.2.5.9 Integrating Bus Sequencers 2.10.2.5.9.2 Integrating Bus Sequencers 2.10.2.5.9.3 Integrating the Register Model with a Bus Monitor		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Samplis 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6.1 Back-door Access 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.2 Unmapped Registers and Memories 2.10.2.5.7.3 Aliased Registers 2.10.2.5.7.4 Unimplemented Registers 2.10.2.5.7.5 RO and WO Registers Sharing the Same Address 2.10.2.5.9 Integrating a Register Model 2.10.2.5.9.1 Transaction Adapter 2.10.2.5.9.2 Integrating Bus Sequencers 2.10.2.5.9.3 Integrating Bus Sequencers 2.10.2.5.9.3 Integrating Bus Sequencers 2.10.2.5.9.3 Integrating Field Values		
2.10.2.5.4.1 Predefined Coverage Identifiers 2.10.2.5.4.2 Controlling Coverage Model Construction and Sampli 2.10.2.5.5 Constructing a Register Model 2.10.2.5.5.1 Field Types 2.10.2.5.5.2 Register Types 2.10.2.5.5.3 Register File Types 2.10.2.5.5.4 Memory Types 2.10.2.5.5.5 Block Types 2.10.2.5.5.6 Packaging a Register Model 2.10.2.5.5.7 Maximum Data Size 2.10.2.5.6.1 Back-door Access 2.10.2.5.6.2 Hierarchical HDL Paths 2.10.2.5.6.3 VPI-based Back-door Access 2.10.2.5.6.4 User-defined Back-door Access 2.10.2.5.6.5 Back-door Access for Protected Memories 2.10.2.5.6.6 Active Monitoring 2.10.2.5.7 Special Registers 2.10.2.5.7.1 Pre-defined Special Registers 2.10.2.5.7.3 Aliased Registers 2.10.2.5.7.4 Unimplemented Registers 2.10.2.5.7.5 RO and WO Registers Sharing the Same Address 2.10.2.5.9 Integrating a Register Model 2.10.2.5.9 Integrating Bus Sequencers 2.10.2.5.9.2 Integrating Bus Sequencers 2.10.2.5.9.3 Integrating the Register Model with a Bus Monitor		

2.10.2.6.2.1 About the Factory	
2.10.2.6.2.2 Factory Registration	
2.10.2.6.2.3 Component Overrides	59
2.10.2.6.3 Callbacks	59
2.10.2.6.3.1 Use Model	59
2.10.2.6.3.2 Example	59
2.10.2.6.4 The Sequence Library	59
2.10.2.6.5 Advanced Sequence Control	59
2.10.2.6.5.1 Implementing Complex Scenarios	59
2.10.2.6.5.2 Protocol Layering	59
2.10.2.6.5.3 Generating the Item or Sequence in Advance	59
2.10.2.6.5.4 Executing Sequences and Items on other Sequencers	59
2.10.2.6.6 Command Line Interface (CLI)	60
	60
2.10.2.6.6.2 Getting Started	60
2.10.2.6.6.3 UVM-aware Command Line Processing	60
2.10.2.6.7 Macros in UVM	60
2.10.2.7 UBus Verification Component Example	60
2.10.2.7.1 UBus Example	60
2.10.2.7.2 UBus Example Architecture	60
2.10.2.7.3 UBus Top Module	60
2.10.2.7.4 The Test	60
2.10.2.7.5 Testbench Environment	60
2.10.2.7.6 UBus Environment	61
2.10.2.7.7 UBus Master Agent	61
2.10.2.7.8 UBus Master Sequencer	61
2.10.2.7.9 UBus Driver	61
2.10.2.7.10 UBus Agent Monitor	61
Ÿ	
2.10.2.7.11 UBus Bus Monitor	61
2.10.2.7.11.1 Collecting Transfers from the Bus	61
2.10.2.7.11.2 Number of Transfers	61
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor	61
2.10.2.7.11.4 Checks and Coverage	61
2.10.2.7.12 UBus Interface	61
2.10.2.8 UBus Specification	61
2.10.2.8.1 Introduction	62
2.10.2.8.1.1 Motivation	62
2.10.2.8.1.2 Bus Overview	62
2.10.2.8.2 Bus Description	62
2.10.2.8.2.1 Bus Signals	62
2.10.2.8.2.2 Clocking	62
2.10.2.8.2.3 Reset	62
2.10.2.8.3 Arbitration Phase	62
2.10.2.8.4 Address Phase	62
	62
2.10.2.8.4.1 NOP Cycle	
2.10.2.8.4.2 Normal Address Phase	62
2.10.2.8.5 Data Phase	63
2.10.2.8.5.1 Write Transfer	63
2.10.2.8.5.2 Error during Write Transfer	63
2.10.2.8.5.3 Read Transfer	63
2.10.2.8.5.4 Error during Read Transfer	63
2.10.2.8.6 How Data is Driven	63
2.10.2.8.7 Optional Pipelining Scheme	63
2.10.2.8.7.1 Pipelined Arbitration Phase	63
2.10.2.8.7.2 Pipelined Address Phase	63
2.10.2.8.7.3 Pipelined Data Phase	63
2.10.2.8.8 Example Timing Diagrams	63
2.10 Software Verification	63
2.11.1 C Language	64
	64
2.11.2 C++ Language	υ4

			Language
	2.12	Quality	64
			on
	2.14	Documen	ation
3	PR	OJECTS	65
	3.1	INTERFA	CE
		3.1.1 In	truction Cache
		3.	.1.1 Instruction Inputs/Outputs AMBA4 AXI-Lite Bus
			3.1.1.1.1 Signals of the Read and Write Address channels
			3.1.1.1.2 Signals of the Read and Write Data channels
			3.1.1.1.3 Signals of the Write Response channel
		3.	.1.2 Instruction Inputs/Outputs AMBA3 AHB-Lite Bus
		_	.1.3 Instruction Inputs/Outputs Wishbone Bus
		_	ta Cache
			.2.1 Data Inputs/Outputs AMBA4 AXI-Lite Bus
		5	3.1.2.1.1 Signals of the Read and Write Address channels
			3.1.2.1.2 Signals of the Read and Write Data channels
			3.1.2.1.3 Signals of the Write Response channel
			.2.2 Data Inputs/Outputs AMBA3 AHB-Lite Bus
			.2.3 Data Inputs/Outputs Wishbone Bus
	3.2		NALITY 70
		3.2.1 St	ructure
		3.5	.1.1 Traditional Computing Classes
			3.2.1.1.1 Philosophers Traditional T-DNC/NTM-MPSoC 71
			3.2.1.1.1.1 PU-NTM
			3.2.1.1.1.2 SoC-NTM
			3.2.1.1.1.3 MPSoC-NTM
			3.2.1.1.2 Soldiers Traditional T-DNC/NTM-MPSoC
			3.2.1.1.2.1 PU-NTM
			3.2.1.1.2.2 SoC-NTM
			3.2.1.1.2.3 MPSoC-NTM
			3.2.1.1.3 Workers Traditional T-DNC/NTM-MPSoC
			3.2.1.1.3.1 PU-NTM
			3.2.1.1.3.3 MPSoC-NTM
		3.2	.1.2 Quantum Computing Classes
			3.2.1.2.1 Philosophers Quantum T-DNC/NTM-MPSoC
			3.2.1.2.1.1 PU-NTM
			3.2.1.2.1.2 SoC-NTM
			3.2.1.2.1.3 MPSoC-NTM
			3.2.1.2.2 Soldiers Quantum T-DNC/NTM-MPSoC
			3.2.1.2.2.1 PU-NTM
			3.2.1.2.2.2 SoC-NTM
			3.2.1.2.2.3 MPSoC-NTM
			3.2.1.2.3 Workers Quantum T-DNC/NTM-MPSoC
			3.2.1.2.3.1 PU-NTM
			3.2.1.2.3.2 SoC-NTM
			3.2.1.2.3.3 MPSoC-NTM
		3.2.2 Be	havior
			.2.1 Neural Turing Machine
		3	3.2.2.1.1 PU-NTM
			3.2.2.1.2 SoC-NTM
			3.2.2.1.3 MPSoC-NTM
		3.2	.2.2 Differentiable Neural Computer
			3.2.2.2.1 PU-DNC
			3.2.2.2.2 SoC-DNC
			3.2.2.2.3 MPSoC-DNC
	3.3	REGISTI	RS
		3.3.1 Ne	ural Turing Machine
			.1.1 PU-NTM

			3.3.1.1.1 PU-D	V		 	 	 	 	 		78
			3.3.1.1.1.1	PU-MSP430		 	 	 	 	 		78
			3.3.1.1.1.2	PU-OR1K		 	 	 	 	 		78
			3.3.1.1.1.3	PU-RISCV		 	 	 	 	 		78
		;	3.3.1.1.2 PU-R	ΤΟS		 	 	 	 	 		78
			3.3.1.1.2.1	GNU Mach		 	 	 	 	 		78
		3.3.1.2	SoC-NTM									
				OV		 	 	 	 	 		
			3.3.1.2.1.1	SoC-MSP430								
			3.3.1.2.1.2	SoC-OR1K								
			3.3.1.2.1.3	SoC-RISCV								
				RTOS								
		,	3.3.1.2.2.1	GNU Hurd		 	 	 	 	 		
		2212										
		3.3.1.3	MPSoC-NTM	MDC C MCD 400								
			3.3.1.3.0.1	MPSoC-MSP430								
			3.3.1.3.0.2	MPSoC-OR1K .								
			3.3.1.3.0.3	MPSoC-RISCV.								
		;		C-RTOS		 	 	 	 	 		
			3.3.1.3.1.1	GNU Hurd		 	 	 	 	 		79
			3.3.1.3.1.2	GNU Linux		 	 	 	 	 		79
	3.3.2	Differen	ntiable Neural Co	mputer		 	 	 	 	 		79
		3.3.2.1	PU-DNC			 	 	 	 	 		79
		;	3.3.2.1.1 PU-D	V		 	 	 	 	 		80
			3.3.2.1.1.1	PU-MSP430		 	 	 	 	 		80
			3.3.2.1.1.2	PU-OR1K		 	 	 	 	 		80
			3.3.2.1.1.3	PU-RISCV								
			3.3.2.1.2 PU-R'									
			3.3.2.1.2.1	GNU Mach								
		3.3.2.2										
				· · · · · · · · · · · · · · · · · · ·								
		,										
			3.3.2.2.1.1	SoC-MSP430								
			3.3.2.2.1.2	SoC-OR1K								
			3.3.2.2.1.3	SoC-RISCV								
			3.3.2.2.2 SoC-F									-
			3.3.2.2.2.1	GNU Hurd								-
		3.3.2.3				 	 	 	 	 		81
			3.3.2.3.0.1	MPSoC-MSP430								
			3.3.2.3.0.2	MPSoC-OR1K .								
			3.3.2.3.0.3	MPSoC-RISCV.		 	 	 	 	 		81
			3.3.2.3.1 MPSo	C-RTOS		 	 	 	 	 		81
			3.3.2.3.1.1	GNU Hurd		 	 	 	 	 		81
			3.3.2.3.1.2	GNU Linux		 	 	 	 	 		81
3.4	INTE	RRUPTI	ONS									
	3.4.1											
	9	3.4.1.1	0									
		-		V								
			3.4.1.1.1.1	PU-MSP430								
			3.4.1.1.1.2	PU-OR1K								
			3.4.1.1.1.3	PU-RISCV								
			-									
		,	3.4.1.1.2 PU-R									
		0.410	3.4.1.1.2.1	GNU Mach								
		3.4.1.2										-
				OV								
			3.4.1.2.1.1	SoC-MSP430								-
			3.4.1.2.1.2	SoC-OR1K								-
			3.4.1.2.1.3	SoC-RISCV		 	 	 	 	 		83
		;	3.4.1.2.2 SoC-F									
			3.4.1.2.2.1	GNU Hurd		 	 	 	 	 		83
		3.4.1.3	MPSoC-NTM			 	 	 	 	 		83
			3.4.1.3.0.1	MPSoC-MSP430		 	 	 	 	 		83
			3 4 1 3 0 2	MPSoC-OB1K	-			-			-	83

		3.4.1.3.0.3 MPSoC-RISCV	33
		3.4.1.3.1 MPSoC-RTOS	33
		3.4.1.3.1.1 GNU Hurd	33
		3.4.1.3.1.2 GNU Linux	83
	3.4.2	Differentiable Neural Computer	83
		3.4.2.1 PU-DNC	84
		3.4.2.1.1 PU-DV	84
			84
			84
			84
			84
			84
			34 84
			54 84
			84
			84
			85
			85
			85
		3.4.2.3 MPSoC-DNC	85
		3.4.2.3.0.1 MPSoC-MSP430	85
		3.4.2.3.0.2 MPSoC-OR1K	85
		3.4.2.3.0.3 MPSoC-RISCV	85
		3.4.2.3.1 MPSoC-RTOS	85
		3.4.2.3.1.1 GNU Hurd	35
		3.4.2.3.1.2 GNU Linux	35
4	ORGANI	ZATION	36
	4.1 TRAI	DITIONAL COMPUTING	36
	4.1.1	Traditional Mechanics	
		4.1.1.1 First Newton Law	
		4.1.1.2 Second Newton Law	
			86
	4.1.2		86
	4.1.2	4.1.2.1 Traditional Bit	
		4.1.2.2 Traditional Logic Gate	
		4.1.2.2 Traditional YES/NOT Gate	
		·	
			51 o=
		4.1.2.2.3 Traditional OR/NOR Gate	
		4.1.2.2.4 Traditional XOR/XNOR Gate	
			87
			87
		e e e e e e e e e e e e e e e e e e e	87
			87
			88
	4.1.3	Traditional Neural Network	88
		4.1.3.1 Traditional Feedforward Neural Network	88
		4.1.3.2 Traditional Long Short Term Memory Neural Network	88
		4.1.3.3 Traditional Transformer Neural Network	88
	4.1.4	Traditional Turing Machine	88
			88
		· ·	88
		· ·	88
		· ·	38 88
		· ·	30 89
		1	89
		1	89
		1	89
	4.1.5	1	89
		4.1.5.1 Traditional von Neumann Architecture	
		4.1.5.1.1 Traditional Control Unit	39

			4.1	1.5.1.2	Traditional	ALU					 	 	 	 	89
			4.1		Traditional	·									
			4.1	1.5.1.4	Traditional	I/O Unit .					 	 	 	 	89
			4.1.5.2	Tradition	nal Harvard	Architectu	ire				 	 	 	 	89
			4.1	1.5.2.1	Traditional	Control U	nit				 	 	 	 	90
			4.1	1.5.2.2	Traditional	ALU					 	 	 	 	90
			4.1	1.5.2.3	Traditional	Memory U	Jnit				 	 	 		90
			4.1		Traditional										90
		4.1.6			ced Compu										90
					nal Processi										90
					Traditional	_									90
					Traditional										90
					Traditional										90
					Traditional										90
					nal System										91
					Traditional		-								91
					Traditional		_								
	4.0				nal Multi-Pi										
	4.2				ES _.										
		4.2.1			ophers										91
		4.2.2			r										
		4.2.3	Tradition	al Worke	ers						 	 	 	 	91
5		RKFL													92
	5.1				OW										92
		5.1.1			Source Tools										93
			5.1.1.1	Modeling	g System Le	evel of Hare	dware.				 	 	 		93
			5.1.1.2	Simulation	ng System 1	Level of Ha	rdware				 	 	 	 	94
			5.1.1.3	Verifying	System Le	evel of Hard	lware .				 	 	 	 	95
			5.1.1.4	Describin	ng Register	Transfer L	evel of	Hardv	vare.		 	 	 	 	95
			5.1.1.5	Simulation	ng Register	Transfer L	evel of	Hardy	vare		 	 	 	 	95
			5.1.1.6	Synthesis	zing Registe	er Transfer	Level o	f Har	dwar	е.	 	 	 		96
					ng Register										97
					Register T										97
		5.1.2			ource Tools										97
		-			Switch Lev										
				_	Switch Leve										
				_	Switch Leve										
					Switch Leve										
				_	ng Switch L										
					Switch Le										
					g Switch Le										
				-	Switch Lev										
	5.2	COET			OW										
	3.2														
		5.2.1		-	ource Tools										
			_		MSP430 G	,									
			_		MSP430 G										
					SC										
					OpenRISC	,									
					OpenRISC										
			5.2.1.3	RISC-V							 	 	 	 	102
			5.2	2.1.3.1	RISC-V GI	NU C/C+-	·				 	 	 	 	102
			5.2	2.1.3.2	RISC-V GI	NU Go					 	 	 	 	103
		5.2.2	Front-End		Source Tools										
				MSP430											
			-		Hardware I										
			_		Software E										
			_	OpenRIS			-								
				-	Hardware I										
					Software E	0	-						 	 •	103

			5.2.2.3 RISC-V
			5.2.2.3.1 Hardware Engineers Compiler: Spike
			5.2.2.3.2 Software Engineers Compiler: QEMU
c	OII	A T T(T) \(\)	Z ACCUDANCE
6	•	SCOP	Y ASSURANCE 106 PE
	6.1		
	6.2		MATIVE REFERENCE
	6.3		MS AND DEFINITIONS
	6.4		TEXT OF THE ORGANIZATION
		6.4.1	Understanding the organization and itsontext
		6.4.2	Understanding the needs and expectations of interested parties
		6.4.3	Determining the scope of the quality management system
		6.4.4	Quality management system and its processes
	6.5		DERSHIP
		6.5.1	Leadership and commitment
			6.5.1.1 General
			6.5.1.2 Customer focus
		6.5.2	Policy
			6.5.2.1 Establishing the quality policy
			6.5.2.2 Communicating the quality policy
		6.5.3	Organizational roles, responsibilities and authorities
	6.6		INING
		6.6.1	Actions to address risks and opportunities
		6.6.2	Quality objectives and planning to achieve them
		6.6.3	Planning of changes
	6.7	SUPP	
		6.7.1	Resources
			6.7.1.1 General
			6.7.1.2 People
			6.7.1.3 Infrastructure
			6.7.1.4 Environment for the operation of process
			6.7.1.5 Monitoring and measuring resources
			6.7.1.5.1 General
			6.7.1.5.2 Measurement traceability
		6.7.2	6.7.1.6 Organizational knowledge
		6.7.2 $6.7.3$	Awareness
		$6.7.4 \\ 6.7.5$	Communication
		0.7.5	6.7.5.1 General
			6.7.5.2 Creating and updating
			6.7.5.3 Control of documented information
	6.8	OPER	RATION
	0.0	6.8.1	Operational planning and control
		6.8.2	Requirements for products and services
		0.0.2	6.8.2.1 Customer communication
			6.8.2.2 Determining the requirements for products and services
			6.8.2.3 Review of the requirements for products and services
			6.8.2.4 Changes to requirements for products and services
		6.8.3	Design and development of products and services
		0.0.0	6.8.3.1 General
			6.8.3.2 Design and development planning
			6.8.3.3 Design and development inputs
			6.8.3.4 Design and development controls
			6.8.3.5 Design and development outputs
		6.8.4	Control of externally provided processes, products and services
		0.0.4	6.8.4.1 General
			6.8.4.2 Type and extent of control
			6.8.4.3 Information for external providers
		6.8.5	Production and service provision
		0.0.0	6.8.5.1 Control of production and service provision

		6.8.5.2 Identification and traceability	12
		6.8.5.3 Property belonging to customers or external providers	12
		6.8.5.4 Preservation	12
		6.8.5.5 Post-delivery activities	
		6.8.5.6 Control of changes	
		6.8.6 Release of products and services	
		6.8.7 Control of nonconforming outputs	
	6.9	PERFORMANCE EVALUATION	
	0.0	6.9.1 Monitoring, measurement, analysis and evaluation	
		6.9.1.1 General	
		6.9.1.2 Customer satisfaction	
		6.9.1.3 Analysis and evaluation	
		6.9.2 Internal audit	
		6.9.3 Management review	
		6.9.3.1 General	
		6.9.3.2 Management review inputs	
		6.9.3.3 Management review outputs	
	C 10		
	0.10	IMPROVEMENT	
		6.10.1 General	
		6.10.2 Nonconformity and corrective action	
		6.10.3 Continual improvement	14
7	CEL	RTIFICATION 1	15
1		PLANNING PROCESS	
	7.1		
		7.1.1 Planning Process Objectives	
	- 0	7.1.2 Planning Process Activities	
	7.2	HARDWARE DESIGN PROCESS	
		7.2.1 Requirements Capture Process	
		7.2.2 Conceptual Design Process	
		7.2.3 Detailed Design Process	
		7.2.4 Implementation Process	
		7.2.5 Production Transition	
		7.2.6 Acceptance Test	
		7.2.7 Series Production	
	7.3	VALIDATION AND VERIFICATION PROCESS	
		7.3.1 Validation Process	
		7.3.2 Verification Process	
		7.3.3 Validation and Verification Methods	
	7.4	CONFIGURATION MANAGEMENT PROCESS	18
		7.4.1 Configuration Management Objectives	18
		7.4.2 Configuration Management Activities	18
		7.4.3 Data Control Categories	18
	7.5	PROCESS ASSURANCE	18
		7.5.1 Process Assurance Objectives	18
		7.5.2 Process Assurance Activities	18
	7.6	CERTIFICATION LIAISON PROCESS	18
		7.6.1 Means of Compliance and Planning	
		7.6.2 Compliance Substantiation	
	7.7	HARDWARE DESIGN LIFECYCLE DATA	
		7.7.1 Hardware Plans	
		7.7.2 Hardware Design Standards and Guidance	
		7.7.3 Hardware Design Data	
		7.7.4 Validation and Verification Data	
		7.7.5 Hardware Acceptance Test Criteria	
		7.7.6 Problem Reports	
		7.7.7 Hardware Configuration Management Records	
		7.7.8 Hardware Process Assurance Records	
		7.7.9 Hardware Accomplishment Summary	
	7.8	ADDITIONAL CONSIDERATIONS	
	1.0	7.8.1 Use of Previously Developed Hardware	
		v -	$\frac{20}{20}$

		7.8.3 $7.8.4$	Product Service Experience
8	DE		LIFECYCLE DATA 122
	8.1	HARI	OWARE DESIGN LIFECYCLE DATA
		8.1.1	HARDWARE PLANS
			8.1.1.1 Plan for Hardware Aspects of Certification
			8.1.1.2 Hardware Design Plan
			8.1.1.3 Hardware Validation Plan
			8.1.1.4 Hardware Verification Plan
			8.1.1.5 Hardware Configuration Management Plan
			8.1.1.6 Hardware Process Assurance Plan
		8.1.2	HARDWARE DESIGN STANDARDS AND GUIDANCE
			8.1.2.1 Requirements Standards
			8.1.2.2 Hardware Design Standards
			8.1.2.3 Validation and Verification Standards
			8.1.2.4 Hardware Archive Standards
		8.1.3	HARDWARE DESIGN DATA
			8.1.3.1 Hardware Requirements
			8.1.3.2 Hardware Design Representation Data
			8.1.3.2.1 Conceptual Design Data
			8.1.3.2.2 Detailed Design Data
			8.1.3.2.2.1 Top-Level Drawing
			8.1.3.2.2.2 Assembly Drawings
			8.1.3.2.2.3 Installation Control Drawings
			8.1.3.2.2.4 Hardware/Software Interface Data
		8.1.4	VALIDATION AND VERIFICATION DATA
			8.1.4.1 Traceability Data
			8.1.4.2 Review and Analysis Procedures
			8.1.4.3 Review and Analysis Results
			8.1.4.4 Test Procedures
			8.1.4.5 Test Results
		8.1.5	HARDWARE ACCEPTANCE TEST CRITERIA
		8.1.6	PROBLEM REPORTS
		8.1.7	HARDWARE CONFIGURATION MANAGEMENT RECORDS
		8.1.8	HARDWARE PROCESS ASSURANCE RECORDS
		8.1.9	HARDWARE ACCOMPLISHMENT SUMMARY
	8 2		WAREWARE DESIGN LIFECUCLE DATA

List of Tables

1.1	RV32I: Base Integer Instruction Set (32 bit)
1.2	RV64I: Base Integer Instruction Set (64 bit)
1.3	RV32M : Standard Extension for Integer Multiply and Divide (32 bit)
1.4	RV64M: Standard Extension for Integer Multiply and Divide (64 bit)
1.5	RV32A: Standard Extension for Atomic Instructions (32 bit)
1.6	RV64A: Standard Extension for Atomic Instructions (64 bit)
1.7	RV32F: Standard Extension for Single-Precision Floating-Point (32 bit)
1.8	RV64F: Standard Extension for Single-Precision Floating-Point (64 bit)
1.9	RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)
1.10	RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)
2.1	Hardware DevOps
3.1	Signals of the Read and Write Address channels
3.2	Signals of the Read and Write Data channels
3.3	Signals of the Write Response channel
3.4	Instruction Inputs/Outputs AMBA3 AHB-Lite Bus
3.5	Instruction Inputs/Outputs Wishbone Bus
3.6	Signals of the Read and Write Address channels
3.7	Signals of the Read and Write Data channels
3.8	Signals of the Write Response channel
3.9	Data Inputs/Outputs AMBA3 AHB-Lite Bus
3.10	Data Inputs/Outputs Wishbone Bus
7.1	Data Required for the Hardware Planning Review
7.2	Data Required for the Hardware Development Review
7.3	Data Required for the Hardware Verification Review
7.4	Data Required for the Final Certification Hardware Review
8.1	Project Folder
8.2	Data Required for the Hardware Planning Review
8.3	Data Required for the Hardware Development Review
8.4	Data Required for the Hardware Verification Review
8.5	Data Required for the Final Certification Hardware Review

List of Figures

2.1	Hardware Project Workflow
2.2	Software Project Workflow
2.3	UML Diagrams Overview
2.4	OSVVM Diagram Overview
2.5	UVM Diagram Overview
5.1	Front-End
5.2	Back-End

Chapter 1

INTRODUCTION

A Processing Unit (PU) is an electronic system within a computer that carries out instructions of a program by performing the basic arithmetic, logic, controlling, and I/O operations specified by instructions. Instruction-level parallelism is a measure of how many instructions in a computer can be executed simultaneously. The PU is contained on a single Metal Oxide Semiconductor (MOS) Integrated Circuit (IC).

An Automation Financial Method (AFM) is the technology and innovation that aims to compete with Traditional Financial Methods in the delivery of financial services. It is an emerging industry that uses technology to improve activities in finance. AFM is the new applications, processes, products, or business models in the financial services industry, composed of complementary financial services and provided as an end-to-end process via the Internet.

1.1 BEST PRACTICES	
	
1.1.1 Hardware	
	•• •••
cd synthesis/yosys	
source synthesize.sh	
1.1.1.1 ASIC	
type:	
cd synthesis/qflow source flow.sh	

1.1.1.2 FPGA
type:
cd synthesis/symbiflow source flow.sh
1.1.2 Software
1.1.2.1 MSP430
1.1.2.1.1 MSP430 Tests
1.1.2.1.1.1 ISA 16
1.1.2.1.2 MSP430 Bare Metal
1.1.2.1.2.1 C Language
1.1.2.1.2.2 C++ Language

1.1.2.1.2.3 Go Language
1.1.2.1.3 MSP430 Operating System
1.1.2.1.3.1 GNU Linux
1.1.2.1.3.2 GNU Hurd
1.1.2.1.4 MSP430 Distribution
1.1.2.1.4.1 GNU Debian
1.1.2.1.4.2 GNU Fedora
1.1.2.2 OpenRISC
1.1.2.2.1 OpenRISC Tests
1.1.2.2.1.1 ISA 32
1.1.2.2.1.2 ISA 64

1.1.2.2.2 OpenRISC Bare Metal
1.1.2.2.2.1 C Language
$1.1.2.2.2.2 C++ \ Language \ $
1.1.2.2.2.3 Go Language
1.1.2.2.3 OpenRISC Operating System
1.1.2.2.3.1 GNU Linux
1.1.2.2.3.2 GNU Hurd
1.1.2.2.4 OpenRISC Distribution
1.1.2.2.4.1 GNU Debian
1.1.2.2.4.1 GNO Debiai
110040 CNUE I
1.1.2.2.4.2 GNU Fedora
1100 PIGGV
1.1.2.3 RISC-V

1.1.2.3.1 RISC-V Tests
type:
<pre>export PATH=/opt/riscv-elf-gcc/bin:\${PATH}</pre>
rm -rf tests
rm -rf riscv-tests
mkdir tests
mkdir tests/dump
mkdir tests/hex
git clonerecursive https://github.com/riscv/riscv-tests
cd riscv-tests
autoconf
./configureprefix=/opt/riscv-elf-gcc/bin
make
cd isa
source//elf2hex.sh
<pre>mv *.dump//tests/dump mv *.hex//tests/hex</pre>
mv *.nex//tests/nex
cd
make clean
1.1.2.3.1.1 ISA 32
-16011.
elf2hex.sh:
riscv32-unknown-elf-objcopy -0 ihex rv32mi-p-breakpoint rv32mi-p-breakpoint.hex riscv32-unknown-elf-objcopy -0 ihex rv32mi-p-csr rv32mi-p-csr.hex
riscv32-unknown-elf-objcopy -0 ihex rv32um-v-remw rv32um-v-remw.hex
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
spike rv32mi-p-breakpoint
spike rv32mi-p-csr
spike rv32um-v-remw
1.1.2.3.1.2 ISA 64

```
elf2hex.sh:
riscv64-unknown-elf-objcopy -0 ihex rv64mi-p-breakpoint rv64mi-p-breakpoint.hex
riscv64-unknown-elf-objcopy -0 ihex rv64mi-p-csr rv64mi-p-csr.hex
riscv64-unknown-elf-objcopy -0 ihex rv64um-v-remw rv64um-v-remw.hex
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
spike rv64mi-p-breakpoint
spike rv64mi-p-csr
spike rv64um-v-remw
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... 
... ..... .. ....
....... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
..... .... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. ... .... .. ..... .... .... .... ... ... ... ...
elf2hex.sh:
riscv128-unknown-elf-objcopy -0 ihex rv128mi-p-breakpoint rv128mi-p-breakpoint.hex
riscv128-unknown-elf-objcopy -O ihex rv128mi-p-csr rv128mi-p-csr.hex
riscv128-unknown-elf-objcopy -0 ihex rv128um-v-remw rv128um-v-remw.hex
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
spike rv128mi-p-breakpoint
spike rv128mi-p-csr
spike rv128um-v-remw
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... 
 ... ..... .. ....
......
______
1.1.2.3.2.1 \quad C \ Language \quad .. \quad .... \quad ... \quad
...... .. ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
type:
rm -rf hello c.elf
rm -rf hello c.hex
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
riscv64-unknown-elf-gcc -o hello_c.elf hello_c.c
riscv64-unknown-elf-objcopy -O ihex hello_c.elf hello_c.hex
```

```
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
....... .... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... 
Hello QueenField in C Language:
#include <stdio.h>
int main() {
     printf("Hello QueenField!\n");
     return 0;
}
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... 
... ..... .. ...
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
spike pk hello_c.elf
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ..... .. ....
... ....... .. ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
type:
rm -rf hello_cpp.elf
rm -rf hello_cpp.hex
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
riscv64-unknown-elf-g++ -o hello_cpp.elf hello_cpp.cpp
riscv64-unknown-elf-objcopy -O ihex hello_cpp.elf hello_cpp.hex
.. ..... ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ..... .. ....
Hello QueenField in C++ Language:
#include <iostream>
int main() {
      std::cout << "Hello QueenField!\n";</pre>
      return 0;
}
... ..... .. ....
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

spike pk hello_cpp.elf
1.1.2.3.2.3 Go Language
type:
<pre>rm -rf hello_go.elf rm -rf hello_go.hex</pre>
<pre>export PATH=/opt/riscv-elf-gcc/bin:\${PATH} export PATH=/opt/riscv-go/bin:\${PATH}</pre>
GOOS=linux GOARCH=riscv64 go build -o hello_go.elf hello_go.go riscv64-unknown-elf-objcopy -O ihex hello_go.elf hello_go.hex
Hello QueenField in Go Language:
package main
<pre>import "fmt" func main() { fmt.Println("Hello QueenField!") }</pre>
1.1.2.3.3 RISC-V Operating System
1.1.2.3.3.1 GNU Linux
Building BucyBox
Building BusyBox
<pre>type: export PATH=/opt/riscv-elf-gcc/bin:\${PATH}</pre>
git clonerecursive https://git.busybox.net/busybox
cd busybox make CROSS_COMPILE=riscv64-unknown-linux-gnu- defconfig make CROSS_COMPILE=riscv64-unknown-linux-gnu-

```
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
Building Linux
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
git clone --recursive https://github.com/torvalds/linux
cd linux
make ARCH=riscv CROSS_COMPILE=riscv64-unknown-linux-gnu- defconfig
make ARCH=riscv CROSS_COMPILE=riscv64-unknown-linux-gnu-
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
Running Linux
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
qemu-system-riscv64 -nographic -machine virt \
-kernel Image -append "root=/dev/vda ro console=ttyS0" \
-drive file=busybox,format=raw,id=hd0 \
-device virtio-blk-device, drive=hd0
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
Running Linux RISC-V 32 bit with Buildroot
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
git clone --recursive https://github.com/buildroot/buildroot
cd buildroot
make qemu_riscv32_virt_defconfig
qemu-system-riscv32 \
-M virt \
-nographic \
-bios output/images/fw_jump.elf \
-kernel output/images/Image \
-append "root=/dev/vda ro" \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device, netdev=net0
```

Running Linux RISC-V 64 bit with Buildroot

```
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
git clone --recursive https://github.com/buildroot/buildroot
cd buildroot
make qemu_riscv64_virt_defconfig
make
qemu-system-riscv64 \
-M virt \
-nographic \
-bios output/images/fw_jump.elf \
-kernel output/images/Image \
-append "root=/dev/vda ro" \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device, netdev=net0
...... .. .. ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
......
....... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
...... .. .. ... .. ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
..... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
...... .. .. ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
Running Fedora
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
gemu-system-riscv64 \
-nographic \
-machine virt \
-smp 4 \
-m 2G \
-kernel Fedora-RISCV.elf \
-bios none \
-object rng-random,filename=/dev/urandom,id=rng0 \
-device virtio-rng-device,rng=rng0 \
-device virtio-blk-device,drive=hd0 \
-drive file=Fedora-RISCV.raw,format=raw,id=hd0 \
```

<pre>-device virtio-net-device,netdev=usernet \ -netdev user,id=usernet,hostfwd=tcp::10000-:22</pre>				
1.2 OPEN SOURCE PHILOSOPHY				
For Windows Users!				
1. Settings \to Apps \to Apps & features \to Related settings, Programs and Features \to Turn Windows features on or off \to Windows Subsystem for Linux				
2. Microsoft Store \rightarrow INSTALL UBUNTU				
type:				
sudo apt update sudo apt upgrade				
1.2.1 Open Source Hardware				
1.2.1.1 MSP430 Processing Unit				
1.2.1.2 OpenRISC Processing Unit				
1.2.1.3 RISC-V Processing Unit				

```
1.2.2 Open Source Software
... ..... .. ....
1.2.2.1 MSP430 GNU Compiler Collection
.. ..... ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
1.2.2.2 OpenRISC GNU Compiler Collection
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
OpenRISC GNU C/C++
type:
build-essential flex bison
type:
git clone git://sourceware.org/git/binutils-gdb.git binutils
git clone https://github.com/openrisc/or1k-gcc.git gcc
git clone git://sourceware.org/git/newlib-cygwin.git newlib
git clone git://sourceware.org/git/binutils-gdb.git gdb
export PATH=/opt/or1k-elf-gcc/bin:${PATH}
mkdir build-binutils; cd build-binutils
../binutils/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--disable-itcl --disable-tk --disable-tcl --disable-winsup --disable-gdbtk \
--disable-libgui --disable-rda --disable-sid --disable-sim --disable-gdb \
--with-sysroot --disable-newlib --disable-libgloss --with-system-zlib
make
sudo make install
cd ..
mkdir build-gcc-stage1; cd build-gcc-stage1
../gcc/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--enable-languages=c --disable-shared --disable-libssp
make
sudo make install
cd ..
mkdir build-newlib; cd build-newlib
../newlib/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc
make
sudo make install
cd ..
mkdir build-gcc-stage2; cd build-gcc-stage2
../gcc/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--enable-languages=c,c++ --disable-shared --disable-libssp --with-newlib
make
sudo make install
```

cd
mkdir build-gdb; cd build-gdb/gdb/configuretarget=or1k-elfprefix=/opt/or1k-elf-gccdisable-itcl \disable-tkdisable-tcldisable-winsupdisable-gdbtkdisable-libgui \disable-rdadisable-sidwith-sysrootdisable-newlibdisable-libgloss \disable-gasdisable-lddisable-binutilsdisable-gprofwith-system-zlib make sudo make install cd
1.2.2.3 RISC-V GNU Compiler Collection
RISC-V GNU C/C++
type:
sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \ libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \ libtool patchutils bc zlib1g-dev libexpat-dev
type:
git clonerecursive https://github.com/riscv/riscv-gnu-toolchain
cd riscv-gnu-toolchain
./configureprefix=/opt/riscv-elf-gcc sudo make clean sudo make
./configureprefix=/opt/riscv-elf-gcc sudo make clean sudo make linux
./configureprefix=/opt/riscv-elf-gccenable-multilib sudo make clean sudo make linux
1.3 INSTRUCTION SET ARCHITECTURE

RV32I : Base Integer Instruction Set (32 bit)

·· ····· ·· ····

Table 1.1: RV32I : Base Integer Instruction Set (32 bit)

RV32I	31:25	24:20	19:15	14:12	11:7	6:0
LUI RD, IMM	IIIIIII	IIIII	IIIII	III	RD4:0	0110111
AUPIC RD, IMM	IIIIIII	IIIII	IIIII	III	RD4:0	0010111
JAL RD, IMM	IIIIIII	IIIII	IIIII	III	RD4:0	1101111
JALR RD,RS1,IMM	IIIIIII	IIIII	RS14:0	000	RD4:0	1101111
BEQ RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	000	IIIII	1100011
BNE RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	001	IIIII	1100011
BLT RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	100	IIIII	1100011
BGE RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	101	IIIII	1100011
BLTU RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	110	IIIII	1100011
BGEU RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	111	IIIII	1100011
LB RD, RS1	IIIIIII	IIIII	RS14:0	000	RD4:0	0000011
LH RD, RS1	IIIIIII	IIIII	RS14:0	001	RD4:0	0000011
LW RD, RS1	IIIIIII	IIIII	RS14:0	010	RD4:0	0000011
LBU RD, RS1	IIIIIII	IIIII	RS14:0	100	RD4:0	0000011
LHU RD, RS1	IIIIIII	IIIII	RS14:0	101	RD4:0	0000011
SB RS2,RS1	IIIIIII	RS24:0	RS14:0	000	IIIII	0100011
SH RS2,RS1	IIIIIII	RS24:0	RS14:0	001	IIIII	0100011
SW RS2,RS1	IIIIIII	RS24:0	RS14:0	010	IIIII	0100011
ADDI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	000	RD4:0	0010011
SLTI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	010	RD4:0	0010011
SLTIU RD,RS1,IMM	IIIIIII	IIIII	RS14:0	011	RD4:0	0010011
XORI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	100	RD4:0	0010011
ORI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	110	RD4:0	0010011
ANDI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	111	RD4:0	0010011
SLLI RD,RS1,IMM	0000000	IIII	RS14:0	001	RD4:0	0010011
SRLI RD,RS1,IMM	0000000	IIII	RS14:0	101	RD4:0	0010011
SRAI RD,RS1,IMM	0100000	IIII	RS14:0	101	RD4:0	0010011
ADD RD,RS1,RS2	0000000	RS24:0	RS14:0	000	RD4:0	0110011
SUB RD,RS1,RS2	0100000	RS24:0	RS14:0	000	RD4:0	0110011
SLL RD,RS1,RS2	0000000	RS24:0	RS14:0	001	RD4:0	0110011
SLT RD,RS1,RS2	0000000	RS24:0	RS14:0	010	RD4:0	0110011
SLTU RD,RS1,RS2	0000000	RS24:0	RS14:0	011	RD4:0	0110011
XOR RD,RS1,RS2	0000000	RS24:0	RS14:0	100	RD4:0	0110011

RV32I	31:25	24:20	19:15	14:12	11:7	6:0
SRL RD,RS1,RS2	0000000	RS24:0	RS14:0	101	RD4:0	0110011
SRA RD,RS1,RS2	0100000	RS24:0	RS14:0	101	RD4:0	0110011
OR RD,RS1,RS2	0000000	RS24:0	RS14:0	110	RD4:0	0110011
AND RD,RS1,RS2	0000000	RS24:0	RS14:0	111	RD4:0	0110011
FENCE PRED,SUCC	0000PPP	PSSSS	00000	000	00000	0001111
FENCE.I	0000P00	00000	00000	001	00000	0001111

1.3.1.1.2 RISC-V 64
RV64I : Base Integer Instruction Set (64 bit)

Table 1.2: $\mathrm{RV}64\mathrm{I}$: Base Integer Instruction Set (64 bit)

RV64I	31:25	24:20	19:15	14:12	11:7	6:0
LWU RD, RS1	IIIIIII	IIIII	RS14:0	110	RD4:0	0000011
LD RD, RS1	IIIIIII	IIIII	RS14:0	011	RD4:0	0000011
SD RD, RS1,RS2	IIIIIII	RS24:0	RS14:0	011	IIIII	0000011
SLLI RD, RS1,IMM	0000000	IIIII	RS14:0	001	RD4:0	0010011
SRLI RD, RS1,IMM	0000000	IIIII	RS14:0	001	RD4:0	0010011
SRAI RD, RS1,IMM	0100000	IIIII	RS14:0	001	RD4:0	0010011
ADDIW RD, RS1	IIIIIII	IIIII	RS14:0	000	RD4:0	0011011
SLLIW RD, RS1	0000000	IIIII	RS14:0	001	RD4:0	0011011
SRLIW RD, RS1	0000000	IIIII	RS14:0	101	RD4:0	0011011
SRAIW RD, RS1	0100000	IIIII	RS14:0	101	RD4:0	0011011
ADDW RD, RS1,RS2	0000000	RS24:0	RS14:0	000	RD4:0	0111011
SUBW RD, RS1,RS2	0100000	RS24:0	RS14:0	000	RD4:0	0111011
SLIW RD, RS1,RS2	0000000	RS24:0	RS14:0	001	RD4:0	0111011
SRLW RD, RS1,RS2	0000000	RS24:0	RS14:0	101	RD4:0	0111011
SRAW RD, RS1,RS2	0100000	RS24:0	RS14:0	101	RD4:0	0111011

1.3.1.1.3 RISC-V 128
1.3.1.2 ISA Extensions

...

2M : Standard Extension fo	ir intogor w	fultiply o	and Divid	le (30 l	hit)	
Table 1.3: RV: Divide (32 bit)		ard Extens	sion for In	teger M	ultiply ar	nd
RV32M	31:25	24:20	19:15	14:12	11:7	6:0
$\rm MUL~RD, RS1, RS2$	0000001	RS24:0	RS14:0	000	RD4:0	0110011
MULH RD,RS1,RS2	0000001	RS24:0	RS14:0	001	RD4:0	0110011
MULHSU RD,RS1,RS		RS24:0	RS14:0	010	RD4:0	0110011
MULHU RD,RS1,RS2		RS24:0	RS14:0	011	RD4:0	0110011
DIV RD,RS1,RS2 DIVU RD,RS1,RS2	$0000001 \\ 0000001$	RS24:0 RS24:0	RS14:0 RS14:0	100 101	RD4:0 RD4:0	0110011 0110011
REM RD,RS1,RS2	0000001	RS24:0	RS14:0	1101	RD4:0	0110011
REMU RD,RS1,RS2	0000001	RS24:0	RS14:0	111	RD4:0	0110011
4M : Standard Extension fo	_	Iultiply a	and Divid	de (64 l	oit)	
Table 1.4: RV6	or Integer M	Iultiply a	and Divid	de (64 l	oit)	 nd
	or Integer M	Iultiply a	and Divid	de (64 l	oit)	ad 6:0
	or Integer M 64M : Standa)	Iultiply a	and Divid	de (64 l	oit) ultiply ar	
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001	Multiply and Extens	and Dividual Sion for In	de (64 l teger M	oit) ultiply ar 11:7	6:0
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVW RD,RS1,RS2 DIVUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001	4:20 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0	14:12 000 100 101	11:7 RD4:0 RD4:0 RD4:0	6:0 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVUW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001	1ultiply a 24:20 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0	de (64 leteger M 14:12 000 100 101 110	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVW RD,RS1,RS2 DIVUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001	4:20 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0	14:12 000 100 101	11:7 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVUW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001 2 0000001	1 Aultiply a 24:20 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0	de (64 de 164 de	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2 REMW RD,RS1,RS2 REMUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001 2 0000001	1 Aultiply a ard Extens 24:20 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0	de (64 de 164 de	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVUW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2 REMW RD,RS1,RS2 REMUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001 2 0000001	1 Aultiply a ard Extens 24:20 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0	de (64 de 164 de	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2 REMW RD,RS1,RS2 REMUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001 2 0000001	1 Aultiply a 24:20 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0	14:12 000 100 101 110 111	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2 REMW RD,RS1,RS2 REMUW RD,RS1,RS2 REMUW RD,RS1,RS2 REMUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001 2 0000001	1 Aultiply a 24:20 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0	14:12 000 100 101 110 111	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVUW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2 REMUW RD,RS1,RS2 REMUW RD,RS1,RS2 REMUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001 2 0000001	1 Aultiply a 24:20 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0	14:12 000 100 101 110 111	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2 REMUW RD,RS1,RS2 REMUW RD,RS1,RS2 REMUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001 2 0000001	24:20 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0	de (64 de 164 de	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011
Table 1.4: RV6 Divide (64 bit) RV64M MULW RD,RS1,RS2 DIVUW RD,RS1,RS2 DIVUW RD,RS1,RS2 REMW RD,RS1,RS2 REMUW RD,RS1,RS2 REMUW RD,RS1,RS2 REMUW RD,RS1,RS2	or Integer M 64M : Standa) 31:25 0000001 0000001 0000001 2 0000001	1 Aultiply a 24:20 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0 RS24:0	19:15 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0 RS14:0	14:12 000 100 101 110 111	11:7 RD4:0 RD4:0 RD4:0 RD4:0 RD4:0	6:0 0111011 0111011 0111011 0111011

Table 1.5: RV32A : Standard Extension for Atomic Instructions (32 bit)

RV32A	31:25	24:20	19:15	14:12	11:7	6:0
LR.W AQRL,RD,RS1	00010AQRL	00000	RS14:0	010	RD4:0	0101111
SC.W AQRL,RD,RS2,RS1	00011AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSWAP.W AQRL,RD,RS2,RS1	00001 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSADD.W AQRL,RD,RS2,RS1	00000AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSXOR.W AQRL,RD,RS2,RS1	00100 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOOR.W AQRL,RD,RS2,RS1	01000 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOAMD.W AQRL,RD,RS2,RS1	01100 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMIN.W AQRL,RD,RS2,RS1	10000 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMAX.W AQRL,RD,RS2,RS1	10100 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMINU.W AQRL,RD,RS2,RS1	11000 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMAXU.W AQRL,RD,RS2,RS1	11100 AQRL	RS24:0	RS14:0	010	RD4:0	0101111

RV64A: Standard Extension for Atomic Instructions (64 bit)

Table 1.6: RV64A: Standard Extension for Atomic Instructions (64 bit)

RV64A	31:25	24:20	19:15	14:12	11:7	6:0
LR.D AQRL,RD,RS1	00010 AQRL	00000	RS14:0	011	RD4:0	0101111
SC.D AQRL,RD,RS2,RS1	00011AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSWAP.D AQRL,RD,RS2,RS1	00001 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSADD.D AQRL,RD,RS2,RS1	00000AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSXOR.D AQRL,RD,RS2,RS1	00100 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOOR.D AQRL,RD,RS2,RS1	01000 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOAMD.D AQRL,RD,RS2,RS1	01100 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMIN.D AQRL,RD,RS2,RS1	10000AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMAX.D AQRL,RD,RS2,RS1	10100 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMINU.D AQRL,RD,RS2,RS1	11000 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMAXU.D AQRL,RD,RS2,RS1	11100 AQRL	RS24:0	RS14:0	011	RD4:0	0101111

1.3.1.2.3 Standard Extension for Single-Precision Floating-Point

RV32F: Standard Extension for Single-Precision Floating-Point (32 bit)

...

Table 1.7: RV32F : Standard Extension for Single-Precision Floating-Point (32 bit)

RV32F	31:25	24:20	19:15	14:12	11:7	6:0
FLW FRD,RS1	IIIIIII	IIIII	FRS1	010	FRD	0000111
FSW FRS2,RS1	IIIIIII	FRS2	FRS1	010	IIIII	0100111
FMADD.S RM,FRD,FRS1,FRS2,FRS3	FRS3 00	FRS2	FRS1	RM	FRD	1000011
FMSUB.S RM,FRD,FRS1,FRS2,FRS3	FRS3_00	FRS2	FRS1	RM	FRD	1000111
FNMSUB.S RM,FRD,FRS1,FRS2,FRS3	$FRS3_00$	FRS2	FRS1	RM	FRD	1001011
FNMADD.S RM,FRD,FRS1,FRS2,FRS3	$FRS3_00$	FRS2	FRS1	RM	FRD	1001111
FADD.S RM,FRD,FRS1,FRS2,FRS3	0000000	FRS2	FRS1	RM	FRD	1010011
FSUB.S RM,FRD,FRS1,FRS2,FRS3	0000100	FRS2	FRS1	RM	FRD	1010011
FMUL.S RM,FRD,FRS1,FRS2,FRS3	0001000	FRS2	FRS1	RM	FRD	1010011
FDIV.S RM,FRD,FRS1,FRS2,FRS3	0001100	FRS2	FRS1	RM	FRD	1010011
FSGNJ.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	000	FRD	1010011
FSGNJN.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	001	FRD	1010011
FSGNJX.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	010	FRD	1010011
FMIN.S FRD,FRS1,FRS2	0010100	FRS2	FRS1	000	FRD	1010011
FMAX.S FRD,FRS1,FRS2	0010100	FRS2	FRS1	001	FRD	1010011
FSQRT.S FRD,FRS1,FRS2	0101100	00000	FRS1	RM	FRD	1010011
FLE.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	000	FRD	1010011
FLT.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	001	FRD	1010011
FEQ.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	010	FRD	1010011
FCVT.W.S RM,RD,FRS1	1100000	00000	FRS1	RM	FRD	1010011
FCVT.WU.S RM,RD,FRS1	1100000	00010	FRS1	RM	FRD	1010011
FCVT.S.W RM,RD,FRS1	1101000	00000	FRS1	RM	FRD	1010011
FCVT.S.WU RM,RD,FRS1	1101000	00010	FRS1	RM	FRD	1010011
FMV.X.S RD,FRS1	1110000	00000	FRS1	000	RD	1010011
FCLASS.S RD,FRS1	1110000	00000	FRS1	001	RD	1010011
FMV.S.X RD,FRS1	1111000	00000	RS1	000	FRD	1010011

RV64F: Standard Extension for Single-Precision Floating-Point (64 bit)

Table 1.8: RV64F : Standard Extension for Single-Precision Floating-Point (64 bit)

RV64F	31:25	24:20	19:15	14:12	11:7	6:0
FCVT.L.S RM,RD,FRS1	1100000	00010	FRS1	RM	FRD	1010011
FCVT.LU.S RM,RD,FRS1	1100000	00011	FRS1	RM	FRD	1010011
FCVT.S.L RM,RD,FRS1	1101000	00010	FRS1	RM	FRD	1010011
FCVT.S.LU RM,RD,FRS1	1101000	00011	FRS1	RM	FRD	1010011

...

RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)
m mm n mn

Table 1.9: RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)

RV32F	31:25	24:20	19:15	14:12	11:7	6:0
FLW FRD,RS1	IIIIIII	IIIII	FRS1	011	FRD	0000111
FSW FRS2,RS1	IIIIIII	FRS2	FRS1	011	IIIII	0100111
FMADD.D RM,FRD,FRS1,FRS2,FRS3	$FRS3_01$	FRS2	FRS1	RM	FRD	1000011
FMSUB.D RM,FRD,FRS1,FRS2,FRS3	$FRS3_01$	FRS2	FRS1	RM	FRD	1000111
FNMSUB.D RM,FRD,FRS1,FRS2,FRS3	$FRS3_01$	FRS2	FRS1	RM	FRD	1001011
FNMADD.D RM,FRD,FRS1,FRS2,FRS3	$FRS3_01$	FRS2	FRS1	RM	FRD	1001111
FADD.D RM,FRD,FRS1,FRS2,FRS3	0000001	FRS2	FRS1	RM	FRD	1010011
FSUB.D RM,FRD,FRS1,FRS2,FRS3	0000101	FRS2	FRS1	RM	FRD	1010011
FMUL.D RM,FRD,FRS1,FRS2,FRS3	0001001	FRS2	FRS1	RM	FRD	1010011
FDIV.D RM,FRD,FRS1,FRS2,FRS3	0001101	FRS2	FRS1	RM	FRD	1010011
FSGNJ.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	000	FRD	1010011
FSGNJN.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	001	FRD	1010011
FSGNJX.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	010	FRD	1010011
FMIN.D FRD,FRS1,FRS2	0010101	FRS2	FRS1	000	FRD	1010011
FMAX.D FRD,FRS1,FRS2	0010101	FRS2	FRS1	001	FRD	1010011
FSQRT.D FRD,FRS1,FRS2	0101101	00000	FRS1	RM	FRD	1010011
FLE.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	000	FRD	1010011
FLT.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	001	FRD	1010011
FEQ.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	010	FRD	1010011
FCVT.W.D RM,RD,FRS1	1100001	00000	FRS1	RM	FRD	1010011
FCVT.WU.D RM,RD,FRS1	1100001	00010	FRS1	RM	FRD	1010011
FCVT.D.W RM,RD,FRS1	1101001	00000	FRS1	RM	FRD	1010011
FCVT.D.WU RM,RD,FRS1	1101001	00010	FRS1	RM	FRD	1010011
FCLASS.D RD,FRS1	1110001	00000	FRS1	001	RD	1010011

RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)

Table 1.10: RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)

...

RV64D	31:25	24:20	19:15	14:12	11:7	6:0
FCVT.L.D RM,RD,FRS1	1100001	00010	FRS1	RM	FRD	1010011
FCVT.LU.D RM,RD,FRS1	1100001	00011	FRS1	RM	FRD	1010011
FCVT.D.L RM,RD,FRS1	1101001	00010	FRS1	RM	FRD	1010011
FCVT.D.LU RM,RD,FRS1	1101001	00011	FRS1	RM	FRD	1010011
FMV.X.D RD,FRS1	1110001	00000	FRS1	000	RD	1010011

1111001 00000 1651 000 1165 1010011
W WWW 11 WW
1.3.1.3 ISA Modes
··· ····· ·· · · · · · · · · · · · · ·
1.3.1.3.1 RISC-V User
1.3.1.3.2 RISC-V Supervisor
1.3.1.3.3 RISC-V Hypervisor
1.3.1.3.4 RISC-V Machine
1.3.2 OpenRISC ISA

31:25

1111001

24:20

00000

RV64D

FMV.D.X RD,FRS1

14:12

000

11:7

FRD

6:0

1010011

19:15

RS1

... 1.3.2.1 ISA Bases

1.3.2.2 ISA Extensions
1.3.2.3 ISA Modes
1.3.2.3.1 OpenRISC User
1.3.2.3.2 OpenRISC Supervisor
1.3.2.3.3 OpenRISC Hypervisor
1.3.2.3.4 OpenRISC Machine
1.3.3 MSP430 ISA
1.3.3.1 ISA Bases
1.3.3.1.1 MSP430 16
1.3.3.2 ISA Extensions

1.3.3.3 ISA Modes
1.3.3.3.1 MSP430 User
1.3.3.3.2 MSP430 Supervisor
1 0 0 0 0 MCD 400 H
1.3.3.3.3 MSP430 Hypervisor
1.3.3.3.4 MSP430 Machine

Chapter 2

METHODOLOGY




Table 2.1: Hardware DevOps

CONTROL	DEVELOP	OPERATION
certification doc quality requirements	bench model osvvm/uvm rtl software src	sim compilation/synthesis
-		

......

Requirements 2.1Diagram Behaviour Structure Diagram Diagram Activity State Class Component Object Machine Diagram Diagram Diagram Diagram Diagram Composite Interaction Use Case Deployment Package Profile Structure Diagram Diagram Diagram Diagram Diagram Diagram Sequence Communication Interaction Timing Overview Diagram Diagram Diagram Notation: UML Diagram Figure 2.3: UML Diagrams Overview 2.1.1 Structural UML diagrams 2.1.1.1 Class diagram 2.1.1.2 Component diagram

2.1.1.3 Composite diagram

...

...

2.1.1.4. Danlarmant dia
2.1.1.4 Deployment diagram
2.1.1.5 Object diagram
··· ···· ··· ····
2.1.1.6 Package diagram
2.1.1.7 Profile diagram
2.1.2 Behavioral UML diagrams
2.1.2.1 Activity diagram
2.1.2.2 Communication diagram
2.1.2.3 Interaction diagram
2.1.2.4 Sequence diagram

2.1.2.5 State diagram
2.1.2.6 Timing diagram
2.1.2.7 Use diagram
2.2 Software
2.2.1 Matlab Language
2.2.2 Rust Language
2.3 Source
2.3.1 Ada Language

	C Language
	Hardware Model
	VHDL Language
	Verilog Language
2.5	Software Model
2.5.1	C Language
	C++ Language
	Go Language
2.6	Hardware Validation

261	VHDL Language	
	·····	
2.6.2	Verilog Language	
2.7	Software Validation	
	••••	
2.7.1	C Language	
		
2.7.2	C++ Language	
2.7.3	Go Language	
2.8]	Hardware Design	
2.8.1	VHDL Language	

2.8.2 Verilog Language	
	
2.9 Software Design	
	
2.9.1 C Language	
	·
2.9.2 C++ Language	
	·••• •
2.9.3 Go Language	
2.10 Hardware Verification	
2.10.1 OSVVM-VHDL	
2.10.1.1 Overview	
2.10.1.1.1 The Typical OSVVM Testbench Architecture	




Figure 2.4: OSVVM Diagram Overview

2.10.1.1.1.1 OSVVM Testbench
2.10.1.1.1.2 OSVVM Checker
2.10.1.1.1.3 OSVVM Stimulus
2.10.1.1.2 The OSVVM Class Library
2.10.1.2 Transaction-Level Modeling (TLM)
2.10.1.3 Developing Reusable Verification Components
2.10.1.4 Using Verification Components
2.10.1.5 Using the Register Layer Classes

2.10.1.6 Advanced Topics
2.10.1.7 UBus Verification Component Example
2.10.1.8 UBus Specification
2.10.2 UVM-Verilog
2.10.2.1 Overview
2.10.2.1.1 The Typical UVM Testbench Architecture
2.10.2.1.1.1 UVM Testbench
2.10.2.1.1.2 UVM Test
2.10.2.1.1.3 UVM Environment




Figure 2.5: UVM Diagram Overview

2.10.2.1.1.4 UVM Scoreboard
2.10.2.1.1.5 UVM Agent
2.10.2.1.1.6 UVM Sequencer
2.10.2.1.1.7 UVM Sequence
2.10.2.1.1.8 UVM Driver
2.10.2.1.1.9 UVM Monitor
2.10.2.1.2 The UVM Class Library

2.10.2.2 Transaction-Level Modeling (TLM)
2.10.2.2.1 Overview
2.10.2.2.2 TLM, TLM-1, and TLM-2.0
2.10.2.2.3 TLM-1 Implementation
2.10.2.2.3.1 Basics
2.10.2.2.3.2 Encapsulation and Hierarchy
2.10.2.2.3.3 Analysis Communication
2.10.2.2.4 TLM-2.0 Implementation
2.10.2.2.4.1 Generic Payload
2.10.2.2.4.2 Core Interfaces and Ports
2.10.2.2.4.3 Blocking Transport

nblocking Transport
 kets
 ae
 e Models
ping Reusable Verification Components
eling Data Items for Generation
 eritance and Constraint Layering
 fining Control Fields ("Knobs")
saction-Level Components
 ting the Driver
 ting the Sequencer

2.10.2.3.5.1 Basic Sequencer and Driver Interaction
·
$ 2.10.2.3.5.2 \text{Querying for the Randomized Item} \dots $
2.10.2.3.5.3 Fetching Consecutive Randomized Items
$2.10.2.3.5.4 \ \ \text{Sending Processed Data back to the Sequencer} \dots $
2.10.2.3.5.5 Using TLM-Based Drivers
2.10.2.3.6 Creating the Monitor
2.10.2.3.7 Instantiating Components
2.10.2.2.8. Chaoting the Agent
2.10.2.3.8 Creating the Agent
2.10.2.3.8.1 Operating Modes
2.10.2.3.8.1 Operating Modes 2.10.2.3.8.2 Connecting Components
2.10.2.3.8.1 Operating Modes 2.10.2.3.8.2 Connecting Components 2.10.2.3.9 Creating the Environment
2.10.2.3.8.1 Operating Modes 2.10.2.3.8.2 Connecting Components

2.10.2.3.9.1 The Environment Class
2.10.2.3.9.2 Invoking build_phase
2.10.2.3.10 Enabling Scenario Creation
2.10.2.3.10.1 Declaring User-Defined Sequences
2.10.2.3.10.2 Sending Subsequences and Sequence Items
2.10.2.3.10.3 Starting a Sequence on a Sequencer
2.10.2.3.10.4 Overriding Sequence Items and Sequences
2.10.2.3.11 Managing End of Test
2.10.2.3.12 Implementing Checks and Coverage
2.10.2.3.12.1 Implementing Checks and Coverage in Classes
2.10.2.3.12.2 Implementing Checks and Coverage in Interfaces
2.10.2.3.12.3 Controlling Checks and Coverage

2.10.2.4 Using Verification Components
2.10.2.4.1 Creating a Top-Level Environment
2.10.2.4.2 Instantiating Verification Components
2.10.2.4.3 Creating Test Classes
2.10.2.4.4 Verification Component Configuration
2.10.2.4.4.1 Verification Component Configurable Parameters
2.10.2.4.4.2 Verification Component Configuration Mechanism
2.10.2.4.4.3 Choosing between uvm_resource_db and uvm_config_db
2.10.2.4.4.4 Using a Configuration Class
2.10.2.4.4.4 Using a Comiguration Class
2.10.2.4.5 Creating and Selecting a User-Defined Test
2.10.2.4.5.1 Creating the Base Test

2.10.2.4.5.2 Creating Tests from a Test-Family Base Class
2.10.2.4.5.3 Test Selection
2.10.2.4.6 Creating Meaningful Tests
2.10.2.4.6.1 Constraining Data Items
2.10.2.4.6.2 Data Item Definitions
2.10.2.4.6.3 Creating a Test-Specific Frame
2.10.2.4.7 Virtual Sequences
2.10.2.4.7.1 Creating a Virtual Sequencer
2.10.2.4.7.2 Creating a Virtual Sequence
2.10.2.4.7.2. Controlling Other Commence
2.10.2.4.7.3 Controlling Other Sequencers
2.10.2.4.7.4 Connecting a Virtual Sequencer to Subsequencers
2.10.2.4.8 Checking for DUT Correctness
2.10.2.4.8 Checking for DOT Correctness

2.10.2.4.9 Scoreboards
2.10.2.4.9.1 Creating the Scoreboard
2.10.2.4.9.2 Adding Exports to uvm_scoreboard
2.10.2.4.9.3 Requirements of the TLM Implementation
2.10.2.4.9.4 Defining the Action Taken
2.10.2.4.9.5 Adding the Scoreboard to the Environment
2.10.2.4.9.6 Summary
2.10.2.4.10 Junilaniantina a Carrena Madal
2.10.2.4.10 Implementing a Coverage Model
2.10.2.4.10.1 Selecting a Coverage Method
2.10.2.4.10.1 Selecting a Coverage Method
2.10.2.4.10.2 Implementing a Functional Coverage Model
2.10.2.4.10.2 Implementing a Functional Coverage Model
2.10.2.4.10.3 Enabling and Disabling Coverage
2.10.2.4.10.5 Enabling and Disabiling Coverage
2.10.2.5 Using the Register Layer Classes

2.10.2.5.1 Overview
2.10.2.5.2 Usage Model
2.10.2.5.2.1 Mirroring
2.10.2.5.2.2 Memories are not Mirrored
2.10.2.5.3 Access API
2.10.2.5.3.1 read / write
2.10.2.5.3.2 peek / poke
2.10.2.5.3.3 get / set
2.10.2.5.3.4 randomize
2.10.2.5.3.5 update
2.10.2.5.3.6 mirror

2.10.2.5.3.7 Concurrent Accesses
$2.10.2.5.4 \mathbf{Coverage\ Models} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
2.10.2.5.4.1 Predefined Coverage Identifiers
2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling
2.10.2.0.4.2 Controlling Coverage Woder Construction and Sampling
2.10.2.5.5 Constructing a Register Model
$2.10.2.5.5.1 \mathbf{Field} \; \mathbf{Types} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
2.10.2.5.5.2 Register Types
2.10.2.5.5.3 Register File Types
2.10.2.5.5.4 Memory Types
2.10.2.5.5.4 Niemory Types
2.10.2.5.5.5 Block Types
$2.10.2.5.5.6 \mathbf{Packaging} \ \mathbf{a} \ \mathbf{Register} \ \mathbf{Model} \dots \ \dots \dots \ \dots \dots$
2.10.2.5.5.7 Maximum Data Size

2.10.2.5.6 Back-door Access
2.10.2.5.6.1 Back-door read/write vs. peek/poke
2.10.2.5.6.2 Hierarchical HDL Paths
2.10.2.5.6.3 VPI-based Back-door Access
2.10.2.5.6.4 User-defined Back-door Access
2.10.2.5.6.5 Back-door Access for Protected Memories
2.10.2.5.6.6 Active Monitoring
2.10.2.5.7 Special Registers
2.10.2.5.7.1 Pre-defined Special Registers
2.10.2.5.7.2 Unmapped Registers and Memories
2.10.2.5.7.3 Aliased Registers
2.10.2.5.7.4 Unimplemented Registers

2.10.2.5.7.5 RO and WO Registers Sharing the Same Address
2.10.2.5.8 Integrating a Register Model in a Verification Environment
2.10.2.5.9 Integrating a Register Model
2.10.2.9.9 Integrating a fregister Model
2.10.2.5.9.1 Transaction Adapter
2.10.2.5.9.2 Integrating Bus Sequencers
2.10.2.5.9.3 Integrating the Register Model with a Bus Monitor
2.10.2.5.10 Randomizing Field Values
$\textbf{2.10.2.5.11} \textbf{Pre-defined Sequences} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
2.10.2.6 Advanced Topics
2.10.2.6.1 The uvm_component Base Class
2.10.2.0.1 The dvin_component base class
2.10.2.6.2 The Built In Factory and Overmides
2.10.2.6.2 The Built-In Factory and Overrides

2.10.2.6.2.1 About the Factory
2.10.2.6.2.2 Factory Registration
2.10.2.6.2.3 Component Overrides
2.10.2.6.3 Callbacks
2.10.2.6.3.1 Use Model
2.10.2.6.3.2 Example
2.10.2.6.4 The Sequence Library
2.10.2.6.4 The Sequence Library
2.10.2.6.5 Advanced Sequence Control
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering 2.10.2.6.5.3 Generating the Item or Sequence in Advance
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering 2.10.2.6.5.3 Generating the Item or Sequence in Advance
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering 2.10.2.6.5.3 Generating the Item or Sequence in Advance
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering 2.10.2.6.5.3 Generating the Item or Sequence in Advance
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering 2.10.2.6.5.3 Generating the Item or Sequence in Advance
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering 2.10.2.6.5.3 Generating the Item or Sequence in Advance 2.10.2.6.5.4 Executing Sequences and Items on other Sequencers
2.10.2.6.5 Advanced Sequence Control 2.10.2.6.5.1 Implementing Complex Scenarios 2.10.2.6.5.2 Protocol Layering 2.10.2.6.5.3 Generating the Item or Sequence in Advance

2.10.2.6.6 Command Line Interface (CLI)
2.10.2.6.6.1 Introduction
2.10.2.6.6.2 Getting Started
2.10.2.6.6.3 UVM-aware Command Line Processing
2.10.2.6.7 Macros in UVM
2.10.2.7 UBus Verification Component Example
2.10.2.7.1 UBus Example
2.10.2.7.2 UBus Example Architecture
2.10.2.7.3 UBus Top Module
2.10.2.7.4 The Test
2.10.2.7.5 Testbench Environment

2.10.2.7.7 UBus Master Agent
2.10.2.7.9. IID M
2.10.2.7.8 UBus Master Sequencer
$ 2.10.2.7.9 UBus \ Driver \ $
2.10.2.7.10 UBus Agent Monitor
2.10.2.7.11 UBus Bus Monitor
2.10.2.7.11.1 Collecting Transfers from the Bus
2.10.2.7.11.2 Number of Transfers
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage 2.10.2.7.12 UBus Interface
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage 2.10.2.7.12 UBus Interface
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage 2.10.2.7.12 UBus Interface
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage 2.10.2.7.12 UBus Interface
2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor 2.10.2.7.11.4 Checks and Coverage 2.10.2.7.12 UBus Interface

2.10.2.8.1 Introduction
2.10.2.8.1.1 Motivation
2.10.2.8.1.2 Bus Overview
2.10.2.8.2 Bus Description
2.10.2.8.2.1 Bus Signals
2.10.2.8.2.2 Clocking
2.10.2.8.2.3 Reset
2.10.2.8.3 Arbitration Phase
2.10.2.8.4 Address Phase
2.10.2.8.4.1 NOP Cycle
2.10.2.8.4.2 Normal Address Phase

2.10.2.8.5 Data Phase
2.10.2.8.5.1 Write Transfer
2.10.2.8.5.2 Error during Write Transfer
2.10.2.8.5.3 Read Transfer
2.10.2.8.5.4 Error during Read Transfer
2.10.2.8.6 How Data is Driven
2.10.2.8.7 Optional Pipelining Scheme
2.10.2.8.7.1 Pipelined Arbitration Phase
9.10.9.8.7.9. Dinalinal Adduss Disas
2.10.2.8.7.2 Pipelined Address Phase
2.10.2.8.7.3 Pipelined Data Phase
·
2.10.2.8.8 Example Timing Diagrams

2.11.1 C Language
2.11.2 C++ Language
2.11.3 Go Language
2.12 Quality
2.13 Certification
2.14 Documentation

Chapter 3

PROJECTS

··· ····· ·· ····
3.1 INTERFACE
3.1.1 Instruction Cache

3.1.1.1 Instruction Inputs/Outputs AMBA4 AXI-Lite Bus
3.1.1.1.1 Signals of the Read and Write Address channels

Table 3.1: Signals of the Read and Write Address channels

Write Port	Read Port	Size	Direction	Description
AWID	ARID	AXI_ID_WIDTH	Output	Address ID, to identify multiple streams
AWADDR	ARADDR	AXI_ADDR_WIDTH	Output	Address of the first beat of the burst
AWLEN	ARLEN	8	Output	Number of beats inside the burst
AWSIZE	ARSIZE	3	Output	Size of each beat
AWBURST	ARBURST	2	Output	Type of the burst
AWLOCK	ARLOCK	1	Output	Lock type, to provide atomic operations
AWCACHE	ARCACHE	4	Output	Memory type, progress through the system
AWPROT	ARPROT	3	Output	Protection type
AWQOS	ARQOS	4	Output	Quality of Service of the transaction
AWREGION	ARREGION	4	Output	Region identifier, physical to logical

AWVALID A	ARVALID	AXI_USER_WIDTH 1 1	Output Output Input	User-defined data xVALID handshake signal xREADY handshake signal
.1.1.2 Signal	s of the Re	ead and Write D	ata channe	ls
O				
	Tab	le 3.2: Signals of t	he Kead and	Write Data channels
Write Port	Read Port	Size	Direction	Description
WID	RID	AXI_ID_WIDTH	Output	Data ID, to identify multiple streams
WDATA	RDATA	AXI_DATA_WIDT	-	Read/Write data
	RRESP	2	Output	Read response, current RDATA status
WSTRB		AXI_STRB_WIDT	-	Byte strobe, WDATA signal
WLAST	RLAST	1	Output	Last beat identifier
WUSER	RUSER	AXI_USER_WIDT	-	User-defined data
WVALID WREADY	RVALID RREADY	1 1	Output Input	xVALID handshake signal xREADY handshake signal
WITHERD I	TUTLENDT		mpat	ATCLITO I Handshake Signar
	s of the W	rite Response cl	nannel	Response channel
Write Por	rt Size	Direction	on Descript	ion
BID	AXI_ID_	•		sponse ID, to identify multiple streams
BRESP	2	Input		sponse, to specify the burst status
BUSER	AXI_USE			ined data
BVALID	1	Input		handshake signal
BREADY	1	Output	xREAD	Y handshake signal
				O .

Direction

Description

Write Port

Read Port

Size

66

..

3.1.1.2 Instruction Inputs/Outputs AMBA3 AHB-Lite Bus

...

Table 3.4: Instruction Inputs/Outputs AMBA3 AHB-Lite Bus

Port	Size	Direction	Description
HRESETn	1	Input	Asynchronous Active Low Reset
HCLK	1	Input	System Clock Input
IHSEL	1	Output	Instruction Bus Select
IHADDR	PLEN	Output	Instruction Address Bus
IHRDATA	XLEN	Input	Instruction Read Data Bus
IHWDATA	XLEN	Output	Instruction Write Data Bus
IHWRITE	1	Output	Instruction Write Select
IHSIZE	3	Output	Instruction Transfer Size
IHBURST	3	Output	Instruction Transfer Burst Size
IHPROT	4	Output	Instruction Transfer Protection Level
IHTRANS	2	Output	Instruction Transfer Type
IHMASTLOCK	1	Output	Instruction Transfer Master Lock
IHREADY	1	Input	Instruction Slave Ready Indicator
IHRESP	1	Input	Instruction Transfer Response

3.1.1.3 Instruction Inputs/Outputs Wishbone Bus

Table 3.5: Instruction Inputs/Outputs Wishbone Bus

Port	Size	Direction	Description
rst	1	Input	Synchronous Active High Reset
clk	1	Input	System Clock Input
iadr	AW	Input	Instruction Address Bus
idati	DW	Input	Instruction Input Bus
idato	DW	Output	Instruction Output Bus
isel	DW/8	Input	Byte Select Signals
iwe	1	Input	Write Enable Input
istb	1	Input	Strobe Signal/Core Select Input
icyc	1	Input	Valid Bus Cycle Input
iack	1	Output	Bus Cycle Acknowledge Output
ierr	1	Output	Bus Cycle Error Output
iint	1	Output	Interrupt Signal Output

3.1.2 Data Cache

...

_				nnels
	Table	e 3.6: Signals of the	Read and V	Vrite Address channels
Write Port	Read Port	Size	Direction	Description
AWID	ARID	AXI_ID_WIDTH	Output	Address ID, to identify multiple streams
AWADDR	ARADDR	AXI_ADDR_WIDTH	Output	Address of the first beat of the burst
AWLEN	ARLEN	8	Output	Number of beats inside the burst
AWSIZE	ARSIZE	3	Output	Size of each beat
AWBURST	ARBURST	2	Output	Type of the burst
AWLOCK	ARLOCK	1	-	Lock type, to provide atomic operations
AWCACHE	ARCACHE	4	Output	Memory type, progress through the system
AWPROT	ARPROT	3	Output	Protection type
AWQOS	ARQOS	4	Output	Quality of Service of the transaction
AWREGION	ARREGION	4	Output	Region identifier, physical to logical
AWUSER	ARUSER	AXI_USER_WIDTH	Output	User-defined data
ALIIIAT TD	ADMAT TO	1		77A T TEN 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
AWVALID	ARVALID	1	-	xVALID handshake signal
AWVALID AWREADY	ARREADY		Input	xVALID handshake signal xREADY handshake signal
AWREADY	ARREADY	1 	Input	xREADY handshake signal
AWREADY	als of the Ro	1 	Input	xREADY handshake signal
AWREADY	als of the Ro	1	Input	xREADY handshake signal
AWREADY	als of the Ro	1	Input	xREADY handshake signal
AWREADY	als of the Ro	1	Input	xREADY handshake signal
AWREADY	als of the Ro	ead and Write Da	Input	krite Data channels
AWREADY	als of the Ro	ead and Write Da	ata channe	krite Data channels
AWREADY .2.1.2 Sign	als of the Ro	ead and Write Da	ata channel are Read and Direction Output	krite Data channels Description
Write Por	als of the Ro	ead and Write Da	ata channel are Read and Direction Output	ks
Write Por	als of the Ro	ead and Write Da	Input Ata channe The Read and Direction Output Output Output Output	ks
Write Por WID WDATA	als of the Recommendation and the Read Porter RID RDATA RRESP	ead and Write Da	Input Ata channe Be Read and Direction Output Output Output	READY handshake signal Is
Write Por WID WDATA WSTRB	als of the Recommendation and the Read Porter RID RDATA RRESP	ead and Write Da	nta channe e Read and Direction Output Output Output Output Output Output Output	xREADY handshake signal ls Write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal
Write Por WID WDATA WSTRB WLAST	als of the Ro	ead and Write Da	ata channe The Read and Direction Output Output Output Output Output Output Output Output Output	ks
Write Por WID WDATA WSTRB WLAST WUSER	als of the Roman Taket Read Porter RID RDATA RRESP RLAST RUSER	ead and Write Da	nput Ata channe The Read and Direction Output	write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal Last beat identifier User-defined data
Write Por WID WDATA WSTRB WLAST WUSER WVALID	als of the Recommendation of the Recommendat	ead and Write Da one and and Write Da one and Size AXI_ID_WIDTH AXI_DATA_WIDTH AXI_STRB_WIDTH AXI_USER_WIDTH 1 AXI_USER_WIDTH	ata channe The Read and Direction Output Output	write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal Last beat identifier User-defined data xVALID handshake signal
Write Por WID WDATA WSTRB WLAST WUSER WVALID	als of the Romannian Taket Read Porter RID RDATA RRESP RLAST RUSER RVALID	ead and Write Da one and and Write Da one and Size AXI_ID_WIDTH AXI_DATA_WIDTH AXI_STRB_WIDTH AXI_USER_WIDTH 1 AXI_USER_WIDTH	ata channe The Read and Direction Output Output	write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal Last beat identifier User-defined data xVALID handshake signal
Write Por WID WDATA WSTRB WLAST WUSER WVALID	als of the Romannian Taket Read Porter RID RDATA RRESP RLAST RUSER RVALID	ead and Write Da one and and Write Da one and Size AXI_ID_WIDTH AXI_DATA_WIDTH AXI_STRB_WIDTH AXI_USER_WIDTH 1 AXI_USER_WIDTH	ata channe The Read and Direction Output Output	write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal Last beat identifier User-defined data xVALID handshake signal

Table 3.8: Signals of the Write Response channel

Write Port	Size	Direction	Description
BID	AXI_ID_WIDTH	Input	Write response ID, to identify multiple streams
BRESP	2	Input	Write response, to specify the burst status
BUSER	AXI_USER_WIDTH	Input	User-defined data
BVALID	1	Input	xVALID handshake signal
BREADY	1	Output	xREADY handshake signal

3.1.2.2 Data Inputs/Outputs AMBA3 AHB-Lite Bus

...

Table 3.9: Data Inputs/Outputs AMBA3 AHB-Lite Bus

Port	Size	Direction	Description
HRESETn	1	Input	Asynchronous Active Low Reset
HCLK	1	Input	System Clock Input
DHSEL	1	Output	Data Bus Select
DHADDR	PLEN	Output	Data Address Bus
DHRDATA	XLEN	Input	Data Read Data Bus
DHWDATA	XLEN	Output	Data Write Data Bus
DHWRITE	1	Output	Data Write Select
DHSIZE	3	Output	Data Transfer Size
DHBURST	3	Output	Data Transfer Burst Size
DHPROT	4	Output	Data Transfer Protection Level
DHTRANS	2	Output	Data Transfer Type
DHMASTLOCK	1	Output	Data Transfer Master Lock
DHREADY	1	Input	Data Slave Ready Indicator
DHRESP	1	Input	Data Transfer Response
DHRESP	1	Input	Data Transfer Response

...

3.1.2.3 Data Inputs/Outputs Wishbone Bus

69

Table 3.10: Data Inputs/Outputs Wishbone Bus

Port	Size	Direction	Description
rst	1	Input	Synchronous Active High Reset
clk	1	Input	System Clock Input
dadr	AW	Input	Data Address Bus
ddati	DW	Input	Data Input Bus
ddato	DW	Output	Data Output Bus
dsel	DW/8	Input	Byte Select Signals
dwe	1	Input	Write Enable Input
dstb	1	Input	Strobe Signal/Core Select Input
dcyc	1	Input	Valid Bus Cycle Input
dack	1	Output	Bus Cycle Acknowledge Output
derr	1	Output	Bus Cycle Error Output
dint	1	Output	Interrupt Signal Output

.... **FUNCTIONALITY** 3.2 3.2.1 Structure 3.2.1.1 Traditional Computing Classes class traditional_classes { private: int number_pu; int number_soc; int number_mpsoc; public: void traditional_method_0(); // method 0 void traditional method 1(); // method 1 void traditional_method_2(); // method 2 void traditional_method_3(); // method 3 };

...

```
3.2.1.1.1 \quad Philosophers \; Traditional \; T-DNC/NTM-MPSoC \quad .. \; ...... \quad ..... \quad .... \quad ... \quad 
...... .. ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
class traditional_philosophers : private traditional_classes {
       private:
               int number_p_pu;
               int number_p_soc;
               int number_p_mpsoc;
       public:
               void traditional_method_p0(); // method 0
               void traditional_method_p1(); // method 1
               void traditional_method_p2(); // method 2
               void traditional_method_p3(); // method 3
};
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
....... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. ... .... .. ...... .... ..... .... ... ... ... ... ...
....... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. ... .... .. ...... .... .... ... ... ... ... ...
..... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
..... .. .. .. .. .. ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
..... ..... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
..... .... .... .... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
class traditional_soldiers : private traditional_classes {
       private:
               int number_s_pu;
                int number_s_soc;
               int number_s_mpsoc;
       public:
               void traditional_method_s0(); // method 0
               void traditional_method_s1(); // method 1
               void traditional_method_s2(); // method 2
               void traditional_method_s3(); // method 3
};
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
 ......
... ..... .. ....
```

3.2.1.1.2.1	
	SoC-NTM
	MPSoC-NTM
	Workers Traditional T-DNC/NTM-MPSoC
	itional_workers : private traditional_classes {
private: int r int r	
void void	<pre>traditional_method_w0(); // method 0 traditional_method_w1(); // method 1 traditional_method_w2(); // method 2 traditional_method_w3(); // method 3</pre>
3.2.1.1.3.1	PU-NTM
	SoC-NTM
3.2.1.1.3.3	MPSoC-NTM
3.2.1.2 Qu	uantum Computing Classes
class quant	tum_classes {

```
int number pu;
       int number soc;
       int number_mpsoc;
   public:
       void quantum_method_0();
                                       // method 0
       void quantum_method_1();
                                       // method 1
       void quantum_method_2(); // method 2
       void quantum_method_3(); // method 3
};
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ..... .. ....
.... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
class quantum_philosophers : private quantum_classes {
   private:
       int number_p_pu;
       int number_p_soc;
       int number_p_mpsoc;
   public:
       void quantum_method_p0(); // method 0
       void quantum_method_p1(); // method 1
       void quantum method p2(); // method 2
       void quantum_method_p3(); // method 3
};
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
......
... ..... .. ....
......
.. ... .... .. ...... .... .... ... ... ... ... ...
....... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. ... .... .. ...... .... .... ... ... ... ... ...
...... .. .. ... .. .. ... ... ... ... ... ... ... ... ... ... ... ... ...
.. .... ... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
class quantum soldiers : private quantum classes {
   private:
       int number_s_pu;
```

```
int number s soc;
    int number_s_mpsoc;
  public:
    void quantum_method_s0(); // method 0
    void quantum_method_s1(); // method 1
    void quantum_method_s2(); // method 2
    void quantum_method_s3(); // method 3
};
.. ..... ..... ..... . ..... . ...... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. ... .... .. ... ... .... .... ... ... ... ...
....... ... ... ... ... . . ... . ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. ... .... .. ..... .... .... ... ... ... ... ...
...... .. ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
..... ..... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.....
class quantum_workers : private quantum_classes {
  private:
    int number_w_pu;
    int number_w_soc;
    int number_w_mpsoc;
  public:
    void quantum method w0(); // method 0
    void quantum_method_w1(); // method 1
    void quantum_method_w2(); // method 2
    void quantum_method_w3(); // method 3
};
.. ..... ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... .....
....... ... ... ... ... . . ... . ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. ... .... .. ...... .... .... ... ... ... ... ... ...
....... ... ... ... ... . ... . ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. ... .... .. ... ... ... ... ... ... ... ... ...
```

${\bf 3.2.1.2.3.3} {\bf MPSoC\text{-}NTM} $
3.2.2 Behavior
3.2.2.1 Neural Turing Machine
3.2.2.1.1 PU-NTM
type:
source BUILD-x86 ./PU-x86.run
type:
source BUILD-RISCV
spike pk PU-riscv.elf
3.2.2.1.2 SoC-NTM
type:
source BUILD-x86
./SoC-x86.run
<u></u>
type:
source BUILD-RISCV
spike pk SoC-riscv.elf

3.2.2.1.3 MPSoC-NTM
0.2.2.1.0 MI 500-1(1)1
type:
source BUILD-x86
./MPSoC-x86.run

type:
source BUILD-RISCV
spike pk MPSoC-riscv.elf
3.2.2.2 Differentiable Neural Computer

3.2.2.2.1 PU-DNC
type:
source BUILD-x86
./PU-x86.run

type:
source BUILD-RISCV
spike pk PU-riscv.elf
··· ··································
3.2.2.2.2 SoC-DNC
type:

source BUILD-x86 ./SoC-x86.run
type:
source BUILD-RISCV
spike pk SoC-riscv.elf
2 2 2 2 MDC-C DNC
3.2.2.2.3 MPSoC-DNC
type:
source BUILD-x86 ./MPSoC-x86.run
type:
source BUILD-RISCV spike pk MPSoC-riscv.elf
3.3 REGISTERS
3.3.1 Neural Turing Machine

3.3.1.1 PU-NTM

3.3.1.1.1 PU-DV
3.3.1.1.1.1 PU-MSP430
3.3.1.1.1.2 PU-OR1K
3.3.1.1.1.3 PU-RISCV
3.3.1.1.2 PU-RTOS
3.3.1.1.2.1 GNU Mach
3.3.1.2 SoC-NTM
3.3.1.2.1 SoC-DV
3.3.1.2.1.1 SoC-MSP430
3.3.1.2.1.2 SoC-OR1K
3.3.1.2.1.3 SoC-RISCV

3.3.1.2.2.1 GNU Hurd
3.3.1.3 MPSoC-NTM
m mm n mn
3.3.1.3.0.1 MPSoC-MSP430
3.3.1.3.0.2 MPSoC-OR1K
and an a MDC C DICCH
3.3.1.3.0.3 MPSoC-RISCV
3.3.1.3.1 MPSoC-RTOS
3.3.1.3.1.1 GNU Hurd
2 2 1 2 1 2 CNI I :
3.3.1.3.1.2 GNU Linux
3.3.1.3.1.2 GNU Linux
3.3.1.3.1.2 GNU Linux
3.3.2 Differentiable Neural Computer

3.3.2.1.1 PU-DV
3.3.2.1.1.1 PU-MSP430
3.3.2.1.1.2 PU-OR1K
3.3.2.1.1.3 PU-RISCV
3.3.2.1.2 PU-RTOS
3.3.2.1.2.1 GNU Mach
3.3.2.2 SoC-DNC
3.3.2.2.1 SoC-DV
3.3.2.2.1.1 SoC-MSP430
3.3.2.2.1.2 SoC-OR1K
3.3.2.2.1.3 SoC-RISCV

3.3.2.2.2 SoC-RTOS
3.3.2.2.2.1 GNU Hurd
3.3.2.3 MPSoC-DNC
3.3.2.3.0.1 MPSoC-MSP430
3.3.2.3.0.2 MPSoC-OR1K
3.3.2.3.0.3 MPSoC-RISCV
3.3.2.3.1 MPSoC-RTOS
3.3.2.3.1.1 GNU Hurd
3.3.2.3.1.2 GNU Linux
3.4 INTERRUPTIONS
3.4.1 Neural Turing Machine

3.4.1.1 PU-NTM
3.4.1.1.1 PU-DV
3.4.1.1.1 PU-MSP430
3.4.1.1.1.2 PU-OR1K
3.4.1.1.1.3 PU-RISCV
3.4.1.1.2 PU-RTOS
3.4.1.1.2.1 GNU Mach
3.4.1.2 SoC-NTM
3.4.1.2.1 SoC-DV
3.4.1.2.1.1 SoC-MSP430
3.4.1.2.1.2 SoC-OR1K

3.4.1.2.1.3 SoC-RISCV
3.4.1.2.2 SoC-RTOS
3.4.1.2.2.1 GNU Hurd
A LA A ANDE CANTAL
3.4.1.3 MPSoC-NTM
··· ····· ··· ··· ··· ··· ··· ·· ·· ··
3.4.1.3.0.1 MPSoC-MSP430
3.4.1.3.0.2 MPSoC-OR1K
3.4.1.3.0.3 MPSoC-RISCV
3.4.1.3.1 MPSoC-RTOS
O 4 1 O 1 1 CNIL II . 1
3.4.1.3.1.1 GNU Hurd
3.4.1.3.1.2 GNU Linux
3.4.2 Differentiable Neural Computer

3.4.2.1 PU-DNC	
3.4.2.1.1 PU-DV	
3.4.2.1.1.1 PU-MSP430	
3.4.2.1.1.2 PU-OR1K	
3.4.2.1.1.3 PU-RISCV	
3.4.2.1.2 PU-RTOS	
3.4.2.1.2.1 GNU Mach	
3.4.2.2 SoC-DNC	
3.4.2.2.1 SoC-DV	
3.4.2.2.1.1 SoC-MSP430	
3.4.2.2.1.2 SoC-OR1K	

3.4.2.2.1.3 SoC-RISCV
3.4.2.2.2 SoC-RTOS
3.4.2.2.2.1 GNU Hurd
3.4.2.3 MPSoC-DNC
3.4.2.3.0.1 MPSoC-MSP430
3.4.2.3.0.2 MPSoC-OR1K
3.4.2.3.0.3 MPSoC-RISCV
3.4.2.3.1 MPSoC-RTOS
3.4.2.3.1.1 GNU Hurd
3.4.2.3.1.2 GNU Linux

Chapter 4

ORGANIZATION

4.1	TRADITIONAL COMPUTING
4.1.1	Traditional Mechanics
 1111	First Newton Law
4.1.1.2	Second Newton Law
	
	Third Newton Law
4.1.2	Traditional Information

4.1.2.1 Traditional Bit
4.1.2.2 Traditional Logic Gate
4.1.2.2.1 Traditional YES/NOT Gate
4.1.2.2.2 Traditional AND/NAND Gate
4.1.2.2.3 Traditional OR/NOR Gate
4.1.2.2.4 Traditional XOR/XNOR Gate
4.1.2.3 Traditional Combinational Logic
4.1.2.3.1 Traditional Arithmetic Circuits
4.1.2.3.2 Traditional Logic Circuits
4.1.2.4 Traditional Finite State Machine

4.1.4.2 Traditional Differentiable Neural Computer
4.1.4.2.1 Traditional Feedforward Differentiable Neural Computer
4.1.4.2.2 Traditional LSTM Differentiable Neural Computer
4.1.4.2.3 Traditional Transformer Differentiable Neural Computer
4.1.5 Traditional Computer Architecture
4.1.5.1 Traditional von Neumann Architecture
4.1.5.1.1 Traditional Control Unit
4.1.5.1.2 Traditional ALU
4.1.5.1.3 Traditional Memory Unit
4.1.5.1.4 Traditional I/O Unit
4.1.5.2 Traditional Harvard Architecture

4.1.5.2.1 Traditional Control Unit
4.1.5.2.2 Traditional ALU
4.1.5.2.3 Traditional Memory Unit
4.1.5.2.4 Traditional I/O Unit
4.1.6 Traditional Advanced Computer Architecture
4.1.6.1 Traditional Processing Unit
41.611 TO 141 LOTOD
4.1.6.1.1 Traditional SISD
4.1.6.1.2 Traditional SIMD
4.1.6.1.3 Traditional MISD
4.1.6.1.4 Traditional MIMD

4.1.6.2 Traditional System on Chip
4.1.6.2.1 Traditional Bus on Chip
$\textbf{4.1.6.2.2} \textbf{Traditional Network on Chip} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
4.1.6.3 Traditional Multi-Processor System on Chip
4.2 TRADITIONAL CLASSES
4.2.1 Traditional Philosophers
4.2.2 Traditional Soldier
4.2.3 Traditional Workers

Chapter 5

WORKFLOW

5.1 HARDWARE WORKFLOW

1. System Level (SystemC/SystemVerilog)

The System Level abstraction of a system only looks at its biggest building blocks like processing units or peripheral devices. At this level the circuit is usually described using traditional programming languages like SystemC or SystemVerilog. Sometimes special software libraries are used that are aimed at simulation circuits on the system level. The IEEE 1685-2009 standard defines the IP-XACT file format that can be used to represent designs on the system level and building blocks that can be used in such system level designs.

2. Behavioral & Register Transfer Level (VHDL/Verilog)

At the Behavioural Level abstraction a language aimed at hardware description such as Verilog or VHDL is used to describe the circuit, but so-called behavioural modeling is used in at least part of the circuit description. In behavioural modeling there must be a language feature that allows for imperative programming to be used to describe data paths and registers. This is the always -block in Verilog and the process -block in VHDL.

A design in Register Transfer Level representation is usually stored using HDLs like Verilog and VHDL. But only a very limited subset of features is used, namely minimalistic always blocks (Verilog) or process blocks (VHDL) that model the register type used and unconditional assignments for the datapath logic. The use of HDLs on this level simplifies simulation as no additional tools are required to simulate a design in Register Transfer Level representation.

3. Logical Gate

At the Logical Gate Level the design is represented by a netlist that uses only cells from a small number of single-bit cells, such as basic logic gates (AND, OR, NOT, XOR, etc.) and registers (usually D-Type Flip-flops). A number of netlist formats exists that can be used on this level such as the Electronic Design Interchange Format (EDIF), but for ease of simulation often a HDL netlist is used. The latter is a HDL file (Verilog or VHDL) that only uses the most basic language constructs for instantiation and connecting of cells.

4. Physical Gate

On the Physical Gate Level only gates are used that are physically available on the target architecture. In some cases this may only be NAND, NOR and NOT gates as well as D-Type registers. In the case of an FPGA-based design the Physical Gate Level representation is a netlist of LUTs with optional output registers, as these are the basic building blocks of FPGA logic cells.

5. Switch Level

A Switch Level representation of a circuit is a netlist utilizing single transistors as cells. Switch Level modeling is possible in Verilog and VHDL, but is seldom used in modern designs, as in modern digital ASIC or FPGA flows the physical gates are considered the atomic build blocks of the logic circuit.

1. Settings \to Apps \to Apps & features \to Related settings, Programs and Features \to Turn Windows features on or off \to Windows Subsystem for Linux
2. Microsoft Store \rightarrow INSTALL UBUNTU
Front-End and Back-End Library type:
sudo apt upgrade
sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgsl-dev \ libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh
Synthesizer Library type:
<pre>sudo apt update sudo apt upgrade</pre>
<pre>sudo apt -y install build-essential clang bison flex \ libreadline-dev gawk tcl-dev libffi-dev git make gnat \ graphviz xdot pkg-config python3 libboost-system-dev \ libboost-python-dev libboost-filesystem-dev zlib1g-dev</pre>
5.1.1 Front-End Open Source Tools
5.1.1.1 Modeling System Level of Hardware
A System Description Language Editor is a computer tool that allows to generate software code. A System Description Language is a formal language, which comprises a Programming Language (input), producing a Hardware Description (output). Programming languages are used in computer programming to implement algorithms. The description of a programming language is split into the two components of syntax (form) and semantics (meaning).
System Description Language Editor
type:
git clone https://github.com/emacs-mirror/emacs




Figure 5.1: Front-End

...

5.1.1.2 Simulating System Level of Hardware

A System Description Language Simulator (translator) is a computer program that translates computer code written in a Programming Language (the source language) into a Hardware Description Language (the target language). The compiler is primarily used for programs that translate source code from a high-level programming language to a low-level language to create an executable program.

SystemVerilog System Description Language Simulator type: git clone http://git.veripool.org/git/verilator cd verilator autoconf ./configure make sudo make install cd sim/verilog/regression/wb/vtor source simulate.sh cd sim/verilog/regression/ahb3/vtor source simulate.sh cd sim/verilog/regression/axi4/vtor source simulate.sh

5.1.1.3 Verifying System Level of Hardware

type.

A UVM standard improves interoperability and reduces the cost of repurchasing and rewriting IP for each new project or Electronic Design Automation tool. It also makes it easier to reuse verification components. The UVM Class Library provides generic utilities, such as component hierarchy, Transaction Library Model or configuration database, which enable the user to create virtually any structure wanted for the testbench.

\mathbf{S}	ystemVerilog	System	Description	Language	Verifier
--------------	--------------	--------	-------------	----------	----------

type.
git clone https://github.com/QueenField/UVM
5.1.1.4 Describing Register Transfer Level of Hardware
A Hardware Description Language Editor is any editor that allows to generate hardware code. Hardware Description Language is a specialized computer language used to describe the structure and behavior of digital logic circuits. It allows for the synthesis of a HDL into a netlist, which can then be synthesized, placed and routed to produce the set of masks used to create an integrated circuit.
Hardware Description Language Editor
type:
git clone https://github.com/emacs-mirror/emacs

5.1.1.5 Simulating Register Transfer Level of Hardware

A Hardware Description Language Simulator uses mathematical models to replicate the behavior of an actual hardware device. Simulation software allows for modeling of circuit operation and is an invaluable analysis tool. Simulating a circuit's behavior before actually building it can greatly improve design efficiency by making faulty designs known as such, and providing insight into the behavior of electronics circuit designs.

....

VHDL Hardware Description Language Simulator

type:
git clone https://github.com/ghdl/ghdl
cd ghdl ./configureprefix=/usr/local make sudo make install
cd sim/vhdl/regression/wb/ghdl source simulate.sh
cd sim/vhdl/regression/ahb3/ghdl source simulate.sh
cd sim/vhdl/regression/axi4/ghdl source simulate.sh

Verilog Hardware Description Language Simulator

type:
git clone https://github.com/steveicarus/iverilog
cd iverilog sh autoconf.sh ./configure make sudo make install
cd sim/verilog/regression/wb/iverilog source simulate.sh
cd sim/verilog/regression/ahb3/iverilog source simulate.sh
cd sim/verilog/regression/axi4/iverilog source simulate.sh
5.1.1.6 Synthesizing Register Transfer Level of Hardware
A Hardware Description Language Synthesizer turns a RTL implementation into a Logical Gate Level implementation. Logical design is a step in the standard design cycle in which the functional design of an electronic circuit is converted into the representation which captures logic operations, arithmetic operations, control flow, etc. In EDA parts of the logical design is automated using synthesis tools based on the behavioral description of the circuit.
Verilog Hardware Description Language Synthesizer
type:
git clone https://github.com/YosysHQ/yosys
cd yosys make sudo make install
cd synthesis/yosys source synthesize.sh
VHDL Hardware Description Language Synthesizer
type for Plugin:
git clone https://github.com/ghdl/ghdl-yosys-plugin
cd ghdl-yosys-plugin make GHDL=/usr/local sudo yosys-configexec mkdir -pdatdir/plugins sudo yosys-configexec cp "ghdl.so"datdir/plugins/ghdl.so
cd synthesis/yosys source synthesize.sh

5.1.1.7 Optimizing Register Transfer Level of Hardware

A Hardware Description Language Optimizer finds an equivalent representation of the specified logic circuit under specified constraints (minimum area, pre-specified delay). This tool combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

Verilog Har	dware Descri	iption Langı	uage Optimizer
-------------	--------------	--------------	----------------

type:
git clone https://github.com/YosysHQ/yosys
cd yosys
make
sudo make install
cd synthesis/yosys source synthesize.sh
5.1.1.8 Verifying Register Transfer Level of Hardware
A Hardware Description Language Verifier proves or disproves the correctness of intended algorithms underlying a hardware system with respect to a certain formal specification or property, using formal methods of mathematics. Formal verification uses modern techniques (SAT/SMT solvers, $BDDs$, etc.) to prove correctness by essentially doing an exhaustive search through the entire possible input space (formal proof).
Verilog Hardware Description Language Verifier
type:
git clone https://github.com/YosysHQ/SymbiYosys
5.1.2 Back-End Open Source Tools
Library
type:
sudo apt update sudo apt upgrade
sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgs1-dev \ libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh




Figure 5.2: Back-End

Back-End Workflow Qflow

type:
git clone https://github.com/RTimothyEdwards/qflow

cd qflow
./configure
make
sudo make install
mkdir qflow
cd qflow

5.1.2.1 Planning Switch Level of Hardware

A Floor-Planner of an Integrated Circuit (IC) is a schematic representation of tentative placement of its major functional blocks. In modern electronic design process floor-plans are created during the floor-planning design stage, an early stage in the hierarchical approach to Integrated Circuit design. Depending on the design methodology being followed, the actual definition of a floor-plan may differ.

Floor-Planner

type:
git clone https://github.com/RTimothyEdwards/magic

cd magic
./configure
make
sudo make install

5.1.2.2 Placing Switch Level of Hardware
A Standard Cell Placer takes a given synthesized circuit netlist together with a technology library and produces a valid placement layout. The layout is optimized according to the aforementioned objectives and ready for cell resizing and buffering, a step essential for timing and signal integrity satisfaction. Physical design flow are iterated a number of times until design closure is achieved.
Standard Cell Placer
type:
git clone https://github.com/rubund/graywolf
cd graywolf mkdir build cd build cmake make sudo make install
5.1.2.3 Timing Switch Level of Hardware
A Standard Cell Timing-Analizer is a simulation method of computing the expected timing of a digital circuit without requiring a simulation of the full circuit. High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate. Measuring the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps.
Standard Cell Timing-Analizer
type:
git clone https://github.com/The-OpenROAD-Project/OpenSTA
cd OpenSTA mkdir build cd build cmake make sudo make install
5.1.2.4 Routing Switch Level of Hardware
A Standard Cell Router takes pre-existing polygons consisting of pins on cells, and pre-existing wiring called pre-routes. Each of these polygons are associated with a net. The primary task of the router is to create geometries such that all terminals assigned to the same net are connected, no terminals assigned to different nets are connected, and all design rules are obeyed.
Standard Cell Router

git clone https://github.com/RTimothyEdwards/qrouter

cd qrouter

./configure
make
sudo make install
5.1.2.5 Simulating Switch Level of Hardware
A Standard Cell Simulator treats transistors as ideal switches. Extracted capacitance and lumped resistance values are used to make the switch a little bit more realistic than the ideal, using the RC time constants to predict the relative timing of events. This simulator represents a circuit in terms of its exact transistor structure but describes the electrical behavior in a highly idealized way.
Standard Cell Simulator
type:
git clone https://github.com/RTimothyEdwards/irsim
cd irsim ./configure make sudo make install
5.1.2.6 Verifying Switch Level of Hardware LVS
A Standard Cell Verifier compares netlists, a process known as LVS (Layout vs. Schematic). This step ensures that the geometry that has been laid out matches the expected circuit. The greatest need for LVS is in large analog or mixed-signal circuits that cannot be simulated in reasonable time. LVS can be done faster than simulation, and provides feedback that makes it easier to find errors.
Standard Cell Verifier
type:
git clone https://github.com/RTimothyEdwards/netgen
cd netgen ./configure make sudo make install
cd synthesis/qflow source flow.sh

5.1.2.7 Checking Switch Level of Hardware DRC

A Standard Cell Checker is a geometric constraint imposed on Printed Circuit Board (PCB) and Integrated Circuit (IC) designers to ensure their designs function properly, reliably, and can be produced with acceptable yield. Design Rules for production are developed by hardware engineers based on the capability of their processes to realize design intent. Design Rule Checking (DRC) is used to ensure that designers do not violate design rules.

Standard Cell Checker

type:
git clone https://github.com/RTimothyEdwards/magic
cd magic ./configure
make
sudo make install
5.1.2.8 Printing Switch Level of Hardware GDS
A Standard Cell Editor allows to print a set of standard cells. The standard cell methodology is an abstraction, whereby a low-level VLSI layout is encapsulated into a logical representation. A standard cell is a group of transistor and interconnect structures that provides a boolean logic function (AND, OR, XOR, XNOR, inverters) or a storage function (flipflop or latch).
Standard Cell Editor
type:
git clone https://github.com/RTimothyEdwards/magic
cd magic ./configure make sudo make install
5.2 SOFTWARE WORKFLOW
5.2.1 Back-End Open Source Tools
type:
<pre>sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \ libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \ libtool patchutils bc zlib1g-dev libexpat-dev</pre>
5.2.1.1 MSP430

5.2.1.1.1 MSP430 GNU C/C++
5.2.1.1.2 MSP430 GNU Go
5.2.1.2 OpenRISC
5.2.1.2.1 OpenRISC GNU C/C++
5.2.1.2.2 OpenRISC GNU Go
5.2.1.3 RISC-V
5.2.1.3.1 RISC-V GNU C/C++
5.2.1.3.1 RISC-V GNU C/C++ type: git clonerecursive https://github.com/riscv/riscv-gnu-toolchain cd riscv-gnu-toolchain ./configureprefix=/opt/riscv-elf-gcc sudo make clean sudo make
5.2.1.3.1 RISC-V GNU C/C++
5.2.1.3.1 RISC-V GNU C/C++ type: git clonerecursive https://github.com/riscv/riscv-gnu-toolchain cd riscv-gnu-toolchain ./configureprefix=/opt/riscv-elf-gcc sudo make clean sudo make ./configureprefix=/opt/riscv-elf-gcc sudo make clean
5.2.1.3.1 RISC-V GNU C/C++

5.2.1.3.2 RISC-V GNU Go
type:
git clonerecursive https://go.googlesource.com/go riscv-go
cd riscv-go/src
./all.bash
cd/
sudo mv riscv-go /opt
5.2.2 Front-End Open Source Tools
5.2.2 Front-End Open Source Tools
5.2.2.1 MSP430
5.2.2.1 WIST 450
5.2.2.1.1 Hardware Engineers Compiler
5.2.2.1.2 Software Engineers Compiler
rana O DIGG
5.2.2.2 OpenRISC
5.2.2.2.1 Hardware Engineers Compiler
5.2.2.2.2 Software Engineers Compiler

5.2.2.3 RISC-V
type:
sudo apt install device-tree-compiler libglib2.0-dev libpixman-1-dev pkg-config
5.2.2.3.1 Hardware Engineers Compiler: Spike
Building Proxy Kernel
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
git clonerecursive https://github.com/riscv/riscv-pk
cd riscv-pk mkdir build cd build
/configureprefix=/opt/riscv-elf-gcchost=riscv64-unknown-elf make sudo make install
Building Spike
type:
<pre>export PATH=/opt/riscv-elf-gcc/bin:\${PATH}</pre>
git clonerecursive https://github.com/riscv/riscv-isa-sim
cd riscv-isa-sim mkdir build
cd build
/configureprefix=/opt/riscv-elf-gcc
make sudo make install
5.2.2.3.2 Software Engineers Compiler: QEMU
type:
<pre>export PATH=/opt/riscv-elf-gcc/bin:\${PATH}</pre>
git clonerecursive https://github.com/qemu/qemu

cd qemu
./configureprefix=/opt/riscv-elf-gcc \
target-list=riscv64-softmmu,riscv32-softmmu,riscv64-linux-user,riscv32-linux-user
make
sudo make install

Chapter 6

QUALITY ASSURANCE

6.1	SCOPE
6.2	NORMATIVE REFERENCE
6.3	TERMS AND DEFINITIONS
	CONTEXT OF THE ORGANIZATION
6.4.1	Understanding the organization and itsontext
	······································

6.4.2	Understanding the needs and expectations of interested parties
6.4.3	Determining the scope of the quality management system
6.4.4	Quality management system and its processes
6.5	LEADERSHIP
6.5.1	Leadership and commitment
6.5.1.1	General
6.5.1.2	Customer focus
6.5.2	Policy
6.5.2.1	Establishing the quality policy

6.5.2.2	Communicating the quality policy
6.5.3	Organizational roles, responsibilities and authorities
6.6	PLANNING
	••••
6.6.1	Actions to address risks and opportunities
6.6.2	Quality objectives and planning to achieve them
6.6.3	Planning of changes
6.7	SUPPORT
6.7.1	Resources
0 7 7 7	
6.7.1.1	General

6.7.1.2 People
6.7.1.3 Infrastructure
6.7.1.4 Environment for the operation of process
6.7.1.5 Monitoring and measuring resources
6.7.1.5.1 General
6.7.1.5.2 Measurement traceability
6.7.1.6 Organizational knowledge
6.7.2 Competence
6.7.3 Awareness

6.7.4 Communication
6.7.5 Documented information
6.7.5.1 General
6.7.5.2 Creating and updating
6.7.5.3 Control of documented information
6.7.5.5 Control of documented information
6.8 OPERATION
6.8.1 Operational planning and control
6.8.2 Requirements for products and services
6.8.2.1 Customer communication

...

6.8.2.2	Determining the requirements for products and services
6.8.2.3	Review of the requirements for products and services
6.8.2.4	Changes to requirements for products and services
	
6.8.3	Design and development of products and services
0.0.0	Design and development of products and services
	
6.8.3.1	General
	
6.8.3.2	Design and development planning
6.8.3.3	Design and development inputs
	
6.8.3.4	Design and development controls
	
600-	Design and development outputs
6.8.3.5	Design and development outputs
	·····

6.8.4 Control of externally provided processes, products and services
6.8.4.1 General
6.8.4.2 Type and extent of control
6.8.4.3 Information for external providers
6.8.5 Production and service provision
6.8.5.1 Control of production and service provision
6.8.5.2 Identification and traceability
6.8.5.3 Property belonging to customers or external providers
6.8.5.4 Preservation

6.8.5.5 Post-delivery activities
6.8.5.6 Control of changes
6.8.6 Release of products and services
6.8.7 Control of nonconforming outputs
6.9 PERFORMANCE EVALUATION
6.9.1 Monitoring, measurement, analysis and evaluation
6.9.1.1 General
6.9.1.2 Customer satisfaction
6.9.1.3 Analysis and evaluation

6.9.2	Internal audit
6.9.3	Management review
	
6.9.3.1	General
6.9.3.2	Management review inputs
6.9.3.3	Management review outputs
6.10	IMPROVEMENT
6.10.1	General
6.10.2	Nonconformity and corrective action
6.10.3	Continual improvement

Chapter 7

CERTIFICATION

7.1 PLANNING PROCESS
Table 7.1: Data Required for the Hardware Planning Review
Data Required for the Hardware Planning Review
Plan for Hardware Aspects of Certification
Hardware Design Plan
Hardware Validation Plan Hardware Verification Plan
Hardware Configuration Management Plan
Hardware Process Assurance Plan
Hardware Process Assurance Records
Hardware Requirements, Design, HDL Code, Validation & Verification, and Archive Standards
Tool Qualification Plans Supplier Management Plan
e applier in an agent on a real
7.1.1 Planning Process Objectives
7.1.1 I failing 1 focess Objectives
7.1.2 Planning Process Activities

HARDWARE DESIGN PROCESS Table 7.2: Data Required for the Hardware Development Review Data Required for the Hardware Development Review Hardware Requirements, Design and HDL Code Standards Hardware Requirements Hardware Design Data **HDL** or Hardware Design Schematics Hardware Traceability Data Hardware Review and Analysis Procedures Hardware Review and Analysis Results Hardware Life Cycle Environment Configuration Index Problem Reports Hardware Configuration Management Records Hardware Process Assurance Records Hardware Tool Qualification Data Requirements Capture Process 7.2.1.... Conceptual Design Process Detailed Design Process 7.2.3... 7.2.4 Implementation Process 7.2.5 Production Transition

......

7.2.6 Accep	tance Test
7.2.7 Series	Draduation
7.3 VALI	DATION AND VERIFICATION PROCESS
	Table 7.3: Data Required for the Hardware Verification Review
	Data Required for the Hardware Verification Review
	Hardware Requirements Data
	Hardware Design Representation Data
	HDL or Hardware Design Schematics
	Hardware Verification Procedures Hardware Verification Results
	Hardware Life Cycle Environment Configuration Index
	Problem Reports
	Hardware Configuration Management Records
	Hardware Process Assurance Records
	Hardware Tool Qualification Data
7.3.1 Valida	ation Process
722 Varifi	nation Dragge
1.3.2 Verific	cation Process

7.3.3	Validation and Verification Methods
7.4	CONFIGURATION MANAGEMENT PROCESS
	Configuration Management Objectives
7.4.2	Configuration Management Activities
7.4.3 	Data Control Categories
7.5	PROCESS ASSURANCE
7.5.1	Process Assurance Objectives
7.5.2	Process Assurance Activities
7.6	CERTIFICATION LIAISON PROCESS

	able 7.4: Data Required for the Final Certification Hardware Re- ew
	Data Required for the Final Certification Hardware Review
	Hardware Verification Results Hardware Life Cycle Environment Configuration Index Hardware Configuration Index Problem Reports Hardware Configuration Management Records Hardware Process Assurance Records Hardware Accomplishment Summary
7.6.1 Means of C	Compliance and Planning
7.6.2 Compliance	e Substantiation
r	
7.7 HARDWA	ARE DESIGN LIFECYCLE DATA
7.7.1 Hardware l	
7.7.2 Hardware l	Design Standards and Guidance
7.7.3 Hardware I	Design Data

7.7.4	Validation and Verification Data
	·····
7.7.5	Hardware Acceptance Test Criteria
	····
7.7.6	Problem Reports
7.7.7	Hardware Configuration Management Records
7.7.8	Hardware Process Assurance Records
	·····
7.7.9	Hardware Accomplishment Summary
7.8	ADDITIONAL CONSIDERATIONS
7.8.1	Use of Previously Developed Hardware
1.6.1	
7.8.2	Commercial Components Usage
	••••

7.8.3 Product Service Experience
7.8.4 Tool Assessment and Qualification

Chapter 8

DESIGN LIFECYCLE DATA

· ····· · · · · · · · · · · · · · · ·		
1 IIADDWADE DECIC		
1 HARDWARE DESIG	IN LIFECYC	LE DATA
	Table 8.1: Project Fo	older
	v	
FOLDER	NORMATIVE	TECHNOLOGY
requirements	OMG-2.5.1.	UML
certification	RTCA DO-254	OML
certification	IEEE 1735-2014	
our o 1: t		
quality	ISO 9001-2015	ID VACT
doc	IEEE 1685-2014	IP-XACT
software	RTCA DO-178C	
src	RTCA DO-178C	MIDI
bench	IEEE 1076-2019	VHDL
1 1	IEEE 1800-2017	SystemVerilog
model	IEEE 1076-2019	VHDL
	IEEE 1800-2017	SystemVerilog
,	IEEE 1850-2010	PSL
osvvm/uvm	IEEE 1800.2-2020	UVM
rtl	IEEE 1076-2019	VHDL
	IEEE 1800-2017	SystemVerilog
	IEEE 1850-2010	PSL

8	11	HΔ	$R\Gamma$	ιτε	\mathbf{RE}	PI.	ANS

Table 8.2: Data Required for the Hardware Planning Review

Data Required for the Hardware Planning Review
Plan for Hardware Aspects of Certification
Hardware Design Plan
Hardware Validation Plan
Hardware Verification Plan
Hardware Configuration Management Plan
Hardware Process Assurance Plan
Hardware Process Assurance Records
Hardware Requirements, Design, HDL Code, Validation & Verification, and Archive Standards
Tool Qualification Plans
Supplier Management Plan
9.1.1. Dlan for Handanan Associate of Contiferation
8.1.1.1 Plan for Hardware Aspects of Certification
8.1.1.2 Hardware Design Plan
8.1.1.3 Hardware Validation Plan
8.1.1.4 Hardware Verification Plan
9.1.17 Handanan Care markin Managara Dian
8.1.1.5 Hardware Configuration Management Plan
8.1.1.6 Hardware Process Assurance Plan

8.1.2	HARDWARE DESIGN STANDARDS AND GUIDANCE
8.1.2.1	Requirements Standards
8.1.2.2	Hardware Design Standards
	••••
0100	37 1: 1 4: 1 37 · C 4: C4 1 1
8.1.2.3	Validation and Verification Standards
	
8191	Hardware Archive Standards
0.1.2.4	Hardware Archive Standards
8.1.3	HARDWARE DESIGN DATA
0.1.0	
	Table 8.3: Data Required for the Hardware Development Review
	Data Daswined for the Handware Davidsment Davier
	Data Required for the Hardware Development Review
	Hardware Requirements, Design and HDL Code Standards
	Hardware Requirements
	Hardware Design Data HDL or Hardware Design Schematics
	Hardware Traceability Data
	Hardware Review and Analysis Procedures
	Hardware Review and Analysis Results
	Hardware Life Cycle Environment Configuration Index
	Problem Reports
	Hardware Configuration Management Records
	Hardware Process Assurance Records
	Hardware Tool Qualification Data

...

8.1.3.1	Hardware Requirements
8.1.3.2	Hardware Design Representation Data
	1 Conceptual Design Data
	2 Detailed Design Data
	2.1 Top-Level Drawing
	2.2 Assembly Drawings
	2.3 Installation Control Drawings
	2.4 Hardware/Software Interface Data
	VALIDATION AND VERIFICATION DATA

Table 8.4: Data Required for the Hardware Verification Review

Data Required for the Hardware Verification Review

Hardware Requirements Data
Hardware Design Representation Data
HDL or Hardware Design Schematics
Hardware Verification Procedures
Hardware Verification Results
Hardware Life Cycle Environment Configuration Index

Data Required for the Hardware Verification Review

Problem Reports

Hardware Configuration Management Records

Hardware Process Assurance Records

Hardware Tool Qualification Data

······································
8.1.4.1 Traceability Data
8.1.4.2 Review and Analysis Procedures
8.1.4.3 Review and Analysis Results
8.1.4.4 Test Procedures
8.1.4.5 Test Results
8.1.5 HARDWARE ACCEPTANCE TEST CRITERIA
8.1.6 PROBLEM REPORTS

8.1.7	HARDWARE CONFIGURATION MANAGEMENT RECORDS
8.1.8 	HARDWARE PROCESS ASSURANCE RECORDS
8.1.9	HARDWARE ACCOMPLISHMENT SUMMARY
	Table 8.5: Data Required for the Final Certification Hardware Review
	Data Required for the Final Certification Hardware Review Hardware Verification Results Hardware Life Cycle Environment Configuration Index Hardware Configuration Index Problem Reports Hardware Configuration Management Records Hardware Process Assurance Records Hardware Accomplishment Summary
	SOFTWAREWARE DESIGN LIFECYCLE DATA