


Financial Technology with a Procesing Unit

QueenField



Paco Reina Campo

Abstract

FinTech with a PU-NTM verified with UVM/OSVVM/FV.

Contents

1	INTRODUCTION	16
1.1	BEST PRACTICES	16
1.1.1	Hardware	16
1.1.1.1	ASIC	16
1.1.1.2	FPGA	17
1.1.2	Software	17
1.1.2.1	MSP430	17
1.1.2.1.1	MSP430 Tests	17
1.1.2.1.1.1	ISA 16	17
1.1.2.1.2	MSP430 Bare Metal	17
1.1.2.1.2.1	C Language	17
1.1.2.1.2.2	C++ Language	17
1.1.2.1.2.3	Go Language	18
1.1.2.1.3	MSP430 Operating System	18
1.1.2.1.3.1	GNU Linux	18
1.1.2.1.3.2	GNU Hurd	18
1.1.2.1.4	MSP430 Distribution	18
1.1.2.1.4.1	GNU Debian	18
1.1.2.1.4.2	GNU Fedora	18
1.1.2.2	OpenRISC	18
1.1.2.2.1	OpenRISC Tests	18
1.1.2.2.1.1	ISA 32	18
1.1.2.2.1.2	ISA 64	18
1.1.2.2.2	OpenRISC Bare Metal	19
1.1.2.2.2.1	C Language	19
1.1.2.2.2.2	C++ Language	19
1.1.2.2.2.3	Go Language	19
1.1.2.2.3	OpenRISC Operating System	19
1.1.2.2.3.1	GNU Linux	19
1.1.2.2.3.2	GNU Hurd	19
1.1.2.2.4	OpenRISC Distribution	19
1.1.2.2.4.1	GNU Debian	19
1.1.2.2.4.2	GNU Fedora	19
1.1.2.3	RISC-V	19
1.1.2.3.1	RISC-V Tests	20
1.1.2.3.1.1	ISA 32	20
1.1.2.3.1.2	ISA 64	20
1.1.2.3.1.3	ISA 128	21
1.1.2.3.2	RISC-V Bare Metal	21
1.1.2.3.2.1	C Language	21
1.1.2.3.2.2	C++ Language	22
1.1.2.3.2.3	Go Language	23
1.1.2.3.3	RISC-V Operating System	23
1.1.2.3.3.1	GNU Linux	23
1.1.2.3.3.2	GNU Hurd	25
1.1.2.3.4	RISC-V Distribution	25
1.1.2.3.4.1	GNU Debian	25
1.1.2.3.4.2	GNU Fedora	25

1.2	OPEN SOURCE PHILOSOPHY	26
1.2.1	Open Source Hardware	26
1.2.1.1	MSP430 Processing Unit	26
1.2.1.2	OpenRISC Processing Unit	26
1.2.1.3	RISC-V Processing Unit	26
1.2.2	Open Source Software	27
1.2.2.1	MSP430 GNU Compiler Collection	27
1.2.2.2	OpenRISC GNU Compiler Collection	27
1.2.2.3	RISC-V GNU Compiler Collection	28
1.3	INSTRUCTION SET ARCHITECTURE	28
1.3.1	RISC-V ISA	29
1.3.1.1	ISA Bases	29
1.3.1.1.1	RISC-V 32	29
1.3.1.1.2	RISC-V 64	30
1.3.1.1.3	RISC-V 128	30
1.3.1.2	ISA Extensions	30
1.3.1.2.1	Standard Extension for Integer Multiply and Divide	31
1.3.1.2.2	Standard Extension for Atomic Instructions	31
1.3.1.2.3	Standard Extension for Single-Precision Floating-Point	32
1.3.1.2.4	Standard Extension for Double-Precision Floating-Point	33
1.3.1.3	ISA Modes	35
1.3.1.3.1	RISC-V User	35
1.3.1.3.2	RISC-V Supervisor	35
1.3.1.3.3	RISC-V Hypervisor	35
1.3.1.3.4	RISC-V Machine	35
1.3.2	OpenRISC ISA	35
1.3.2.1	ISA Bases	35
1.3.2.1.1	OpenRISC 32	35
1.3.2.1.2	OpenRISC 64	35
1.3.2.2	ISA Extensions	36
1.3.2.3	ISA Modes	36
1.3.2.3.1	OpenRISC User	36
1.3.2.3.2	OpenRISC Supervisor	36
1.3.2.3.3	OpenRISC Hypervisor	36
1.3.2.3.4	OpenRISC Machine	36
1.3.3	MSP430 ISA	36
1.3.3.1	ISA Bases	36
1.3.3.1.1	MSP430 16	36
1.3.3.2	ISA Extensions	36
1.3.3.3	ISA Modes	37
1.3.3.3.1	MSP430 User	37
1.3.3.3.2	MSP430 Supervisor	37
1.3.3.3.3	MSP430 Hypervisor	37
1.3.3.3.4	MSP430 Machine	37

2 METHODOLOGY 38

2.1	Requirements	39
2.1.1	Structural UML diagrams	39
2.1.1.1	Class diagram	39
2.1.1.2	Component diagram	39
2.1.1.3	Composite diagram	39
2.1.1.4	Deployment diagram	40
2.1.1.5	Object diagram	40
2.1.1.6	Package diagram	40
2.1.1.7	Profile diagram	40
2.1.2	Behavioral UML diagrams	40
2.1.2.1	Activity diagram	40
2.1.2.2	Communication diagram	40
2.1.2.3	Interaction diagram	40
2.1.2.4	Sequence diagram	40
2.1.2.5	State diagram	41

	2.1.2.6	Timing diagram	41
	2.1.2.7	Use diagram	41
2.2	Software		41
	2.2.1	Matlab Language	41
	2.2.2	Rust Language	41
2.3	Source		41
	2.3.1	Ada Language	41
	2.3.2	C Language	42
2.4	Hardware Model		42
	2.4.1	VHDL Language	42
	2.4.2	Verilog Language	42
2.5	Software Model		42
	2.5.1	C Language	42
	2.5.2	C++ Language	42
	2.5.3	Go Language	42
2.6	Hardware Validation		42
	2.6.1	VHDL Language	43
	2.6.2	Verilog Language	43
2.7	Software Validation		43
	2.7.1	C Language	43
	2.7.2	C++ Language	43
	2.7.3	Go Language	43
2.8	Hardware Design		43
	2.8.1	VHDL Language	43
	2.8.2	Verilog Language	44
2.9	Software Design		44
	2.9.1	C Language	44
	2.9.2	C++ Language	44
	2.9.3	Go Language	44
2.10	Hardware Verification		44
	2.10.1	OSVVM-VHDL	44
		2.10.1.1 Overview	44
		2.10.1.1.1 The Typical OSVVM Testbench Architecture	44
		2.10.1.1.1.1 OSVVM Testbench	45
		2.10.1.1.1.2 OSVVM Checker	45
		2.10.1.1.1.3 OSVVM Stimulus	45
		2.10.1.1.2 The OSVVM Class Library	45
	2.10.1.2	Transaction-Level Modeling (TLM)	45
	2.10.1.3	Developing Reusable Verification Components	45
	2.10.1.4	Using Verification Components	45
	2.10.1.5	Using the Register Layer Classes	45
	2.10.1.6	Advanced Topics	46
	2.10.1.7	UBus Verification Component Example	46
	2.10.1.8	UBus Specification	46
	2.10.2	UVM-Verilog	46
		2.10.2.1 Overview	46
		2.10.2.1.1 The Typical UVM Testbench Architecture	46
		2.10.2.1.1.1 UVM Testbench	46
		2.10.2.1.1.2 UVM Test	46
		2.10.2.1.1.3 UVM Environment	46
		2.10.2.1.1.4 UVM Scoreboard	47
		2.10.2.1.1.5 UVM Agent	47
		2.10.2.1.1.6 UVM Sequencer	47
		2.10.2.1.1.7 UVM Sequence	47
		2.10.2.1.1.8 UVM Driver	47
		2.10.2.1.1.9 UVM Monitor	47
		2.10.2.1.2 The UVM Class Library	47
	2.10.2.2	Transaction-Level Modeling (TLM)	48
		2.10.2.2.1 Overview	48
		2.10.2.2.2 TLM, TLM-1, and TLM-2.0	48
		2.10.2.2.3 TLM-1 Implementation	48

2.10.2.2.3.1	Basics	48
2.10.2.2.3.2	Encapsulation and Hierarchy	48
2.10.2.2.3.3	Analysis Communication	48
2.10.2.2.4	TLM-2.0 Implementation	48
2.10.2.2.4.1	Generic Payload	48
2.10.2.2.4.2	Core Interfaces and Ports	48
2.10.2.2.4.3	Blocking Transport	48
2.10.2.2.4.4	Nonblocking Transport	49
2.10.2.2.4.5	Sockets	49
2.10.2.2.4.6	Time	49
2.10.2.2.4.7	Use Models	49
2.10.2.3	Developing Reusable Verification Components	49
2.10.2.3.1	Modeling Data Items for Generation	49
2.10.2.3.1.1	Inheritance and Constraint Layering	49
2.10.2.3.1.2	Defining Control Fields (“Knobs”)	49
2.10.2.3.2	Transaction-Level Components	49
2.10.2.3.3	Creating the Driver	49
2.10.2.3.4	Creating the Sequencer	49
2.10.2.3.5	Connecting the Driver and Sequencer	50
2.10.2.3.5.1	Basic Sequencer and Driver Interaction	50
2.10.2.3.5.2	Querying for the Randomized Item	50
2.10.2.3.5.3	Fetching Consecutive Randomized Items	50
2.10.2.3.5.4	Sending Processed Data back to the Sequencer	50
2.10.2.3.5.5	Using TLM-Based Drivers	50
2.10.2.3.6	Creating the Monitor	50
2.10.2.3.7	Instantiating Components	50
2.10.2.3.8	Creating the Agent	50
2.10.2.3.8.1	Operating Modes	50
2.10.2.3.8.2	Connecting Components	50
2.10.2.3.9	Creating the Environment	50
2.10.2.3.9.1	The Environment Class	51
2.10.2.3.9.2	Invoking build_phase	51
2.10.2.3.10	Enabling Scenario Creation	51
2.10.2.3.10.1	Declaring User-Defined Sequences	51
2.10.2.3.10.2	Sending Subsequences and Sequence Items	51
2.10.2.3.10.3	Starting a Sequence on a Sequencer	51
2.10.2.3.10.4	Overriding Sequence Items and Sequences	51
2.10.2.3.11	Managing End of Test	51
2.10.2.3.12	Implementing Checks and Coverage	51
2.10.2.3.12.1	Implementing Checks and Coverage in Classes	51
2.10.2.3.12.2	Implementing Checks and Coverage in Interfaces	51
2.10.2.3.12.3	Controlling Checks and Coverage	51
2.10.2.4	Using Verification Components	52
2.10.2.4.1	Creating a Top-Level Environment	52
2.10.2.4.2	Instantiating Verification Components	52
2.10.2.4.3	Creating Test Classes	52
2.10.2.4.4	Verification Component Configuration	52
2.10.2.4.4.1	Verification Component Configurable Parameters	52
2.10.2.4.4.2	Verification Component Configuration Mechanism	52
2.10.2.4.4.3	Choosing between uvm_resource_db and uvm_config_db	52
2.10.2.4.4.4	Using a Configuration Class	52
2.10.2.4.5	Creating and Selecting a User-Defined Test	52
2.10.2.4.5.1	Creating the Base Test	52
2.10.2.4.5.2	Creating Tests from a Test-Family Base Class	53
2.10.2.4.5.3	Test Selection	53
2.10.2.4.6	Creating Meaningful Tests	53
2.10.2.4.6.1	Constraining Data Items	53
2.10.2.4.6.2	Data Item Definitions	53
2.10.2.4.6.3	Creating a Test-Specific Frame	53
2.10.2.4.7	Virtual Sequences	53
2.10.2.4.7.1	Creating a Virtual Sequencer	53

2.10.2.4.7.2	Creating a Virtual Sequence	53
2.10.2.4.7.3	Controlling Other Sequencers	53
2.10.2.4.7.4	Connecting a Virtual Sequencer to Subsequencers	53
2.10.2.4.8	Checking for DUT Correctness	53
2.10.2.4.9	Scoreboards	54
2.10.2.4.9.1	Creating the Scoreboard	54
2.10.2.4.9.2	Adding Exports to uvm_scoreboard	54
2.10.2.4.9.3	Requirements of the TLM Implementation	54
2.10.2.4.9.4	Defining the Action Taken	54
2.10.2.4.9.5	Adding the Scoreboard to the Environment	54
2.10.2.4.9.6	Summary	54
2.10.2.4.10	Implementing a Coverage Model	54
2.10.2.4.10.1	Selecting a Coverage Method	54
2.10.2.4.10.2	Implementing a Functional Coverage Model	54
2.10.2.4.10.3	Enabling and Disabling Coverage	54
2.10.2.5	Using the Register Layer Classes	54
2.10.2.5.1	Overview	55
2.10.2.5.2	Usage Model	55
2.10.2.5.2.1	Mirroring	55
2.10.2.5.2.2	Memories are not Mirrored	55
2.10.2.5.3	Access API	55
2.10.2.5.3.1	read / write	55
2.10.2.5.3.2	peek / poke	55
2.10.2.5.3.3	get / set	55
2.10.2.5.3.4	randomize	55
2.10.2.5.3.5	update	55
2.10.2.5.3.6	mirror	55
2.10.2.5.3.7	Concurrent Accesses	56
2.10.2.5.4	Coverage Models	56
2.10.2.5.4.1	Predefined Coverage Identifiers	56
2.10.2.5.4.2	Controlling Coverage Model Construction and Sampling	56
2.10.2.5.5	Constructing a Register Model	56
2.10.2.5.5.1	Field Types	56
2.10.2.5.5.2	Register Types	56
2.10.2.5.5.3	Register File Types	56
2.10.2.5.5.4	Memory Types	56
2.10.2.5.5.5	Block Types	56
2.10.2.5.5.6	Packaging a Register Model	56
2.10.2.5.5.7	Maximum Data Size	56
2.10.2.5.6	Back-door Access	57
2.10.2.5.6.1	Back-door read/write vs. peek/poke	57
2.10.2.5.6.2	Hierarchical HDL Paths	57
2.10.2.5.6.3	VPI-based Back-door Access	57
2.10.2.5.6.4	User-defined Back-door Access	57
2.10.2.5.6.5	Back-door Access for Protected Memories	57
2.10.2.5.6.6	Active Monitoring	57
2.10.2.5.7	Special Registers	57
2.10.2.5.7.1	Pre-defined Special Registers	57
2.10.2.5.7.2	Unmapped Registers and Memories	57
2.10.2.5.7.3	Aliased Registers	57
2.10.2.5.7.4	Unimplemented Registers	57
2.10.2.5.7.5	RO and WO Registers Sharing the Same Address	58
2.10.2.5.8	Integrating a Register Model in a Verification Environment	58
2.10.2.5.9	Integrating a Register Model	58
2.10.2.5.9.1	Transaction Adapter	58
2.10.2.5.9.2	Integrating Bus Sequencers	58
2.10.2.5.9.3	Integrating the Register Model with a Bus Monitor	58
2.10.2.5.10	Randomizing Field Values	58
2.10.2.5.11	Pre-defined Sequences	58
2.10.2.6	Advanced Topics	58
2.10.2.6.1	The uvm_component Base Class	58

2.10.2.6.2	The Built-In Factory and Overrides	58
2.10.2.6.2.1	About the Factory	59
2.10.2.6.2.2	Factory Registration	59
2.10.2.6.2.3	Component Overrides	59
2.10.2.6.3	Callbacks	59
2.10.2.6.3.1	Use Model	59
2.10.2.6.3.2	Example	59
2.10.2.6.4	The Sequence Library	59
2.10.2.6.5	Advanced Sequence Control	59
2.10.2.6.5.1	Implementing Complex Scenarios	59
2.10.2.6.5.2	Protocol Layering	59
2.10.2.6.5.3	Generating the Item or Sequence in Advance	59
2.10.2.6.5.4	Executing Sequences and Items on other Sequencers	59
2.10.2.6.6	Command Line Interface (CLI)	60
2.10.2.6.6.1	Introduction	60
2.10.2.6.6.2	Getting Started	60
2.10.2.6.6.3	UVM-aware Command Line Processing	60
2.10.2.6.7	Macros in UVM	60
2.10.2.7	UBus Verification Component Example	60
2.10.2.7.1	UBus Example	60
2.10.2.7.2	UBus Example Architecture	60
2.10.2.7.3	UBus Top Module	60
2.10.2.7.4	The Test	60
2.10.2.7.5	Testbench Environment	60
2.10.2.7.6	UBus Environment	61
2.10.2.7.7	UBus Master Agent	61
2.10.2.7.8	UBus Master Sequencer	61
2.10.2.7.9	UBus Driver	61
2.10.2.7.10	UBus Agent Monitor	61
2.10.2.7.11	UBus Bus Monitor	61
2.10.2.7.11.1	Collecting Transfers from the Bus	61
2.10.2.7.11.2	Number of Transfers	61
2.10.2.7.11.3	Notifiers Emitted by the UBus Bus Monitor	61
2.10.2.7.11.4	Checks and Coverage	61
2.10.2.7.12	UBus Interface	61
2.10.2.8	UBus Specification	61
2.10.2.8.1	Introduction	62
2.10.2.8.1.1	Motivation	62
2.10.2.8.1.2	Bus Overview	62
2.10.2.8.2	Bus Description	62
2.10.2.8.2.1	Bus Signals	62
2.10.2.8.2.2	Clocking	62
2.10.2.8.2.3	Reset	62
2.10.2.8.3	Arbitration Phase	62
2.10.2.8.4	Address Phase	62
2.10.2.8.4.1	NOP Cycle	62
2.10.2.8.4.2	Normal Address Phase	62
2.10.2.8.5	Data Phase	63
2.10.2.8.5.1	Write Transfer	63
2.10.2.8.5.2	Error during Write Transfer	63
2.10.2.8.5.3	Read Transfer	63
2.10.2.8.5.4	Error during Read Transfer	63
2.10.2.8.6	How Data is Driven	63
2.10.2.8.7	Optional Pipelining Scheme	63
2.10.2.8.7.1	Pipelined Arbitration Phase	63
2.10.2.8.7.2	Pipelined Address Phase	63
2.10.2.8.7.3	Pipelined Data Phase	63
2.10.2.8.8	Example Timing Diagrams	63
2.11	Software Verification	63
2.11.1	C Language	64
2.11.2	C++ Language	64

2.11.3	Go Language	64
2.12	Quality	64
2.13	Certification	64
2.14	Documentation	64
3	PROJECTS	65
3.1	INTERFACE	65
3.1.1	Instruction Cache	65
3.1.1.1	Instruction Inputs/Outputs AMBA4 AXI-Lite Bus	65
3.1.1.1.1	Signals of the Read and Write Address channels	65
3.1.1.1.2	Signals of the Read and Write Data channels	66
3.1.1.1.3	Signals of the Write Response channel	66
3.1.1.2	Instruction Inputs/Outputs AMBA3 AHB-Lite Bus	66
3.1.1.3	Instruction Inputs/Outputs Wishbone Bus	67
3.1.2	Data Cache	67
3.1.2.1	Data Inputs/Outputs AMBA4 AXI-Lite Bus	68
3.1.2.1.1	Signals of the Read and Write Address channels	68
3.1.2.1.2	Signals of the Read and Write Data channels	68
3.1.2.1.3	Signals of the Write Response channel	68
3.1.2.2	Data Inputs/Outputs AMBA3 AHB-Lite Bus	69
3.1.2.3	Data Inputs/Outputs Wishbone Bus	69
3.2	FUNCTIONALITY	70
3.2.1	Structure	70
3.2.1.1	Traditional Computing Classes	70
3.2.1.1.1	Philosophers Traditional T-DNC/NTM-MPSoC	71
3.2.1.1.1.1	PU-NTM	71
3.2.1.1.1.2	SoC-NTM	71
3.2.1.1.1.3	MPSoC-NTM	71
3.2.1.1.2	Soldiers Traditional T-DNC/NTM-MPSoC	71
3.2.1.1.2.1	PU-NTM	72
3.2.1.1.2.2	SoC-NTM	72
3.2.1.1.2.3	MPSoC-NTM	72
3.2.1.1.3	Workers Traditional T-DNC/NTM-MPSoC	72
3.2.1.1.3.1	PU-NTM	72
3.2.1.1.3.2	SoC-NTM	72
3.2.1.1.3.3	MPSoC-NTM	72
3.2.1.2	Quantum Computing Classes	72
3.2.1.2.1	Philosophers Quantum T-DNC/NTM-MPSoC	73
3.2.1.2.1.1	PU-NTM	73
3.2.1.2.1.2	SoC-NTM	73
3.2.1.2.1.3	MPSoC-NTM	73
3.2.1.2.2	Soldiers Quantum T-DNC/NTM-MPSoC	73
3.2.1.2.2.1	PU-NTM	74
3.2.1.2.2.2	SoC-NTM	74
3.2.1.2.2.3	MPSoC-NTM	74
3.2.1.2.3	Workers Quantum T-DNC/NTM-MPSoC	74
3.2.1.2.3.1	PU-NTM	74
3.2.1.2.3.2	SoC-NTM	74
3.2.1.2.3.3	MPSoC-NTM	75
3.2.2	Behavior	75
3.2.2.1	Neural Turing Machine	75
3.2.2.1.1	PU-NTM	75
3.2.2.1.2	SoC-NTM	75
3.2.2.1.3	MPSoC-NTM	76
3.2.2.2	Differentiable Neural Computer	76
3.2.2.2.1	PU-DNC	76
3.2.2.2.2	SoC-DNC	76
3.2.2.2.3	MPSoC-DNC	77
3.3	REGISTERS	77
3.3.1	Neural Turing Machine	77
3.3.1.1	PU-NTM	77

3.3.1.1.1	PU-DV	78
3.3.1.1.1.1	PU-MSP430	78
3.3.1.1.1.2	PU-OR1K	78
3.3.1.1.1.3	PU-RISCV	78
3.3.1.1.2	PU-RTOS	78
3.3.1.1.2.1	GNU Mach	78
3.3.1.2	SoC-NTM	78
3.3.1.2.1	SoC-DV	78
3.3.1.2.1.1	SoC-MSP430	78
3.3.1.2.1.2	SoC-OR1K	78
3.3.1.2.1.3	SoC-RISCV	78
3.3.1.2.2	SoC-RTOS	79
3.3.1.2.2.1	GNU Hurd	79
3.3.1.3	MPSoC-NTM	79
3.3.1.3.0.1	MPSoC-MSP430	79
3.3.1.3.0.2	MPSoC-OR1K	79
3.3.1.3.0.3	MPSoC-RISCV	79
3.3.1.3.1	MPSoC-RTOS	79
3.3.1.3.1.1	GNU Hurd	79
3.3.1.3.1.2	GNU Linux	79
3.3.2	Differentiable Neural Computer	79
3.3.2.1	PU-DNC	79
3.3.2.1.1	PU-DV	80
3.3.2.1.1.1	PU-MSP430	80
3.3.2.1.1.2	PU-OR1K	80
3.3.2.1.1.3	PU-RISCV	80
3.3.2.1.2	PU-RTOS	80
3.3.2.1.2.1	GNU Mach	80
3.3.2.2	SoC-DNC	80
3.3.2.2.1	SoC-DV	80
3.3.2.2.1.1	SoC-MSP430	80
3.3.2.2.1.2	SoC-OR1K	80
3.3.2.2.1.3	SoC-RISCV	80
3.3.2.2.2	SoC-RTOS	81
3.3.2.2.2.1	GNU Hurd	81
3.3.2.3	MPSoC-DNC	81
3.3.2.3.0.1	MPSoC-MSP430	81
3.3.2.3.0.2	MPSoC-OR1K	81
3.3.2.3.0.3	MPSoC-RISCV	81
3.3.2.3.1	MPSoC-RTOS	81
3.3.2.3.1.1	GNU Hurd	81
3.3.2.3.1.2	GNU Linux	81
3.4	INTERRUPTIONS	81
3.4.1	Neural Turing Machine	81
3.4.1.1	PU-NTM	82
3.4.1.1.1	PU-DV	82
3.4.1.1.1.1	PU-MSP430	82
3.4.1.1.1.2	PU-OR1K	82
3.4.1.1.1.3	PU-RISCV	82
3.4.1.1.2	PU-RTOS	82
3.4.1.1.2.1	GNU Mach	82
3.4.1.2	SoC-NTM	82
3.4.1.2.1	SoC-DV	82
3.4.1.2.1.1	SoC-MSP430	82
3.4.1.2.1.2	SoC-OR1K	82
3.4.1.2.1.3	SoC-RISCV	83
3.4.1.2.2	SoC-RTOS	83
3.4.1.2.2.1	GNU Hurd	83
3.4.1.3	MPSoC-NTM	83
3.4.1.3.0.1	MPSoC-MSP430	83
3.4.1.3.0.2	MPSoC-OR1K	83

3.4.1.3.0.3	MPSoC-RISCV	83
3.4.1.3.1	MPSoC-RTOS	83
3.4.1.3.1.1	GNU Hurd	83
3.4.1.3.1.2	GNU Linux	83
3.4.2	Differentiable Neural Computer	83
3.4.2.1	PU-DNC	84
3.4.2.1.1	PU-DV	84
3.4.2.1.1.1	PU-MSP430	84
3.4.2.1.1.2	PU-OR1K	84
3.4.2.1.1.3	PU-RISCV	84
3.4.2.1.2	PU-RTOS	84
3.4.2.1.2.1	GNU Mach	84
3.4.2.2	SoC-DNC	84
3.4.2.2.1	SoC-DV	84
3.4.2.2.1.1	SoC-MSP430	84
3.4.2.2.1.2	SoC-OR1K	84
3.4.2.2.1.3	SoC-RISCV	85
3.4.2.2.2	SoC-RTOS	85
3.4.2.2.2.1	GNU Hurd	85
3.4.2.3	MPSoC-DNC	85
3.4.2.3.0.1	MPSoC-MSP430	85
3.4.2.3.0.2	MPSoC-OR1K	85
3.4.2.3.0.3	MPSoC-RISCV	85
3.4.2.3.1	MPSoC-RTOS	85
3.4.2.3.1.1	GNU Hurd	85
3.4.2.3.1.2	GNU Linux	85

4 ORGANIZATION 86

4.1	TRADITIONAL COMPUTING	86
4.1.1	Traditional Mechanics	86
4.1.1.1	First Newton Law	86
4.1.1.2	Second Newton Law	86
4.1.1.3	Third Newton Law	86
4.1.2	Traditional Information	86
4.1.2.1	Traditional Bit	87
4.1.2.2	Traditional Logic Gate	87
4.1.2.2.1	Traditional YES/NOT Gate	87
4.1.2.2.2	Traditional AND/NAND Gate	87
4.1.2.2.3	Traditional OR/NOR Gate	87
4.1.2.2.4	Traditional XOR/XNOR Gate	87
4.1.2.3	Traditional Combinational Logic	87
4.1.2.3.1	Traditional Arithmetic Circuits	87
4.1.2.3.2	Traditional Logic Circuits	87
4.1.2.4	Traditional Finite State Machine	87
4.1.2.5	Traditional Pushdown Automaton	88
4.1.3	Traditional Neural Network	88
4.1.3.1	Traditional Feedforward Neural Network	88
4.1.3.2	Traditional Long Short Term Memory Neural Network	88
4.1.3.3	Traditional Transformer Neural Network	88
4.1.4	Traditional Turing Machine	88
4.1.4.1	Traditional Neural Turing Machine	88
4.1.4.1.1	Traditional Feedforward Neural Turing Machine	88
4.1.4.1.2	Traditional LSTM Neural Turing Machine	88
4.1.4.1.3	Traditional Transformer Neural Turing Machine	88
4.1.4.2	Traditional Differentiable Neural Computer	89
4.1.4.2.1	Traditional Feedforward Differentiable Neural Computer	89
4.1.4.2.2	Traditional LSTM Differentiable Neural Computer	89
4.1.4.2.3	Traditional Transformer Differentiable Neural Computer	89
4.1.5	Traditional Computer Architecture	89
4.1.5.1	Traditional von Neumann Architecture	89
4.1.5.1.1	Traditional Control Unit	89

4.1.5.1.2	Traditional ALU	89
4.1.5.1.3	Traditional Memory Unit	89
4.1.5.1.4	Traditional I/O Unit	89
4.1.5.2	Traditional Harvard Architecture	89
4.1.5.2.1	Traditional Control Unit	90
4.1.5.2.2	Traditional ALU	90
4.1.5.2.3	Traditional Memory Unit	90
4.1.5.2.4	Traditional I/O Unit	90
4.1.6	Traditional Advanced Computer Architecture	90
4.1.6.1	Traditional Processing Unit	90
4.1.6.1.1	Traditional SISD	90
4.1.6.1.2	Traditional SIMD	90
4.1.6.1.3	Traditional MISD	90
4.1.6.1.4	Traditional MIMD	90
4.1.6.2	Traditional System on Chip	91
4.1.6.2.1	Traditional Bus on Chip	91
4.1.6.2.2	Traditional Network on Chip	91
4.1.6.3	Traditional Multi-Processor System on Chip	91
4.2	TRADITIONAL CLASSES	91
4.2.1	Traditional Philosophers	91
4.2.2	Traditional Soldier	91
4.2.3	Traditional Workers	91
5	WORKFLOW	92
5.1	HARDWARE WORKFLOW	92
5.1.1	Front-End Open Source Tools	93
5.1.1.1	Modeling System Level of Hardware	93
5.1.1.2	Simulating System Level of Hardware	94
5.1.1.3	Verifying System Level of Hardware	95
5.1.1.4	Describing Register Transfer Level of Hardware	95
5.1.1.5	Simulating Register Transfer Level of Hardware	95
5.1.1.6	Synthesizing Register Transfer Level of Hardware	96
5.1.1.7	Optimizing Register Transfer Level of Hardware	97
5.1.1.8	Verifying Register Transfer Level of Hardware	97
5.1.2	Back-End Open Source Tools	97
5.1.2.1	Planning Switch Level of Hardware	98
5.1.2.2	Placing Switch Level of Hardware	99
5.1.2.3	Timing Switch Level of Hardware	99
5.1.2.4	Routing Switch Level of Hardware	99
5.1.2.5	Simulating Switch Level of Hardware	100
5.1.2.6	Verifying Switch Level of Hardware LVS	100
5.1.2.7	Checking Switch Level of Hardware DRC	100
5.1.2.8	Printing Switch Level of Hardware GDS	101
5.2	SOFTWARE WORKFLOW	101
5.2.1	Back-End Open Source Tools	101
5.2.1.1	MSP430	101
5.2.1.1.1	MSP430 GNU C/C++	102
5.2.1.1.2	MSP430 GNU Go	102
5.2.1.2	OpenRISC	102
5.2.1.2.1	OpenRISC GNU C/C++	102
5.2.1.2.2	OpenRISC GNU Go	102
5.2.1.3	RISC-V	102
5.2.1.3.1	RISC-V GNU C/C++	102
5.2.1.3.2	RISC-V GNU Go	103
5.2.2	Front-End Open Source Tools	103
5.2.2.1	MSP430	103
5.2.2.1.1	Hardware Engineers Compiler	103
5.2.2.1.2	Software Engineers Compiler	103
5.2.2.2	OpenRISC	103
5.2.2.2.1	Hardware Engineers Compiler	103
5.2.2.2.2	Software Engineers Compiler	103

5.2.2.3	RISC-V	104
5.2.2.3.1	Hardware Engineers Compiler: Spike	104
5.2.2.3.2	Software Engineers Compiler: QEMU	104
6	QUALITY ASSURANCE	106
6.1	SCOPE	106
6.2	NORMATIVE REFERENCE	106
6.3	TERMS AND DEFINITIONS	106
6.4	CONTEXT OF THE ORGANIZATION	106
6.4.1	Understanding the organization and its context	106
6.4.2	Understanding the needs and expectations of interested parties	107
6.4.3	Determining the scope of the quality management system	107
6.4.4	Quality management system and its processes	107
6.5	LEADERSHIP	107
6.5.1	Leadership and commitment	107
6.5.1.1	General	107
6.5.1.2	Customer focus	107
6.5.2	Policy	107
6.5.2.1	Establishing the quality policy	107
6.5.2.2	Communicating the quality policy	108
6.5.3	Organizational roles, responsibilities and authorities	108
6.6	PLANNING	108
6.6.1	Actions to address risks and opportunities	108
6.6.2	Quality objectives and planning to achieve them	108
6.6.3	Planning of changes	108
6.7	SUPPORT	108
6.7.1	Resources	108
6.7.1.1	General	108
6.7.1.2	People	109
6.7.1.3	Infrastructure	109
6.7.1.4	Environment for the operation of process	109
6.7.1.5	Monitoring and measuring resources	109
6.7.1.5.1	General	109
6.7.1.5.2	Measurement traceability	109
6.7.1.6	Organizational knowledge	109
6.7.2	Competence	109
6.7.3	Awareness	109
6.7.4	Communication	110
6.7.5	Documented information	110
6.7.5.1	General	110
6.7.5.2	Creating and updating	110
6.7.5.3	Control of documented information	110
6.8	OPERATION	110
6.8.1	Operational planning and control	110
6.8.2	Requirements for products and services	110
6.8.2.1	Customer communication	110
6.8.2.2	Determining the requirements for products and services	111
6.8.2.3	Review of the requirements for products and services	111
6.8.2.4	Changes to requirements for products and services	111
6.8.3	Design and development of products and services	111
6.8.3.1	General	111
6.8.3.2	Design and development planning	111
6.8.3.3	Design and development inputs	111
6.8.3.4	Design and development controls	111
6.8.3.5	Design and development outputs	111
6.8.4	Control of externally provided processes, products and services	112
6.8.4.1	General	112
6.8.4.2	Type and extent of control	112
6.8.4.3	Information for external providers	112
6.8.5	Production and service provision	112
6.8.5.1	Control of production and service provision	112

6.8.5.2	Identification and traceability	112
6.8.5.3	Property belonging to customers or external providers	112
6.8.5.4	Preservation	112
6.8.5.5	Post-delivery activities	113
6.8.5.6	Control of changes	113
6.8.6	Release of products and services	113
6.8.7	Control of nonconforming outputs	113
6.9	PERFORMANCE EVALUATION	113
6.9.1	Monitoring, measurement, analysis and evaluation	113
6.9.1.1	General	113
6.9.1.2	Customer satisfaction	113
6.9.1.3	Analysis and evaluation	113
6.9.2	Internal audit	114
6.9.3	Management review	114
6.9.3.1	General	114
6.9.3.2	Management review inputs	114
6.9.3.3	Management review outputs	114
6.10	IMPROVEMENT	114
6.10.1	General	114
6.10.2	Nonconformity and corrective action	114
6.10.3	Continual improvement	114
7	CERTIFICATION	115
7.1	PLANNING PROCESS	115
7.1.1	Planning Process Objectives	115
7.1.2	Planning Process Activities	115
7.2	HARDWARE DESIGN PROCESS	116
7.2.1	Requirements Capture Process	116
7.2.2	Conceptual Design Process	116
7.2.3	Detailed Design Process	116
7.2.4	Implementation Process	116
7.2.5	Production Transition	116
7.2.6	Acceptance Test	117
7.2.7	Series Production	117
7.3	VALIDATION AND VERIFICATION PROCESS	117
7.3.1	Validation Process	117
7.3.2	Verification Process	117
7.3.3	Validation and Verification Methods	118
7.4	CONFIGURATION MANAGEMENT PROCESS	118
7.4.1	Configuration Management Objectives	118
7.4.2	Configuration Management Activities	118
7.4.3	Data Control Categories	118
7.5	PROCESS ASSURANCE	118
7.5.1	Process Assurance Objectives	118
7.5.2	Process Assurance Activities	118
7.6	CERTIFICATION LIAISON PROCESS	118
7.6.1	Means of Compliance and Planning	119
7.6.2	Compliance Substantiation	119
7.7	HARDWARE DESIGN LIFECYCLE DATA	119
7.7.1	Hardware Plans	119
7.7.2	Hardware Design Standards and Guidance	119
7.7.3	Hardware Design Data	119
7.7.4	Validation and Verification Data	120
7.7.5	Hardware Acceptance Test Criteria	120
7.7.6	Problem Reports	120
7.7.7	Hardware Configuration Management Records	120
7.7.8	Hardware Process Assurance Records	120
7.7.9	Hardware Accomplishment Summary	120
7.8	ADDITIONAL CONSIDERATIONS	120
7.8.1	Use of Previously Developed Hardware	120
7.8.2	Commercial Components Usage	120

7.8.3	Product Service Experience	121
7.8.4	Tool Assessment and Qualification	121

8 DESIGN LIFECYCLE DATA 122

8.1	HARDWARE DESIGN LIFECYCLE DATA	122
8.1.1	HARDWARE PLANS	122
8.1.1.1	Plan for Hardware Aspects of Certification	123
8.1.1.2	Hardware Design Plan	123
8.1.1.3	Hardware Validation Plan	123
8.1.1.4	Hardware Verification Plan	123
8.1.1.5	Hardware Configuration Management Plan	123
8.1.1.6	Hardware Process Assurance Plan	123
8.1.2	HARDWARE DESIGN STANDARDS AND GUIDANCE	124
8.1.2.1	Requirements Standards	124
8.1.2.2	Hardware Design Standards	124
8.1.2.3	Validation and Verification Standards	124
8.1.2.4	Hardware Archive Standards	124
8.1.3	HARDWARE DESIGN DATA	124
8.1.3.1	Hardware Requirements	125
8.1.3.2	Hardware Design Representation Data	125
8.1.3.2.1	Conceptual Design Data	125
8.1.3.2.2	Detailed Design Data	125
8.1.3.2.2.1	Top-Level Drawing	125
8.1.3.2.2.2	Assembly Drawings	125
8.1.3.2.2.3	Installation Control Drawings	125
8.1.3.2.2.4	Hardware/Software Interface Data	125
8.1.4	VALIDATION AND VERIFICATION DATA	125
8.1.4.1	Traceability Data	126
8.1.4.2	Review and Analysis Procedures	126
8.1.4.3	Review and Analysis Results	126
8.1.4.4	Test Procedures	126
8.1.4.5	Test Results	126
8.1.5	HARDWARE ACCEPTANCE TEST CRITERIA	126
8.1.6	PROBLEM REPORTS	126
8.1.7	HARDWARE CONFIGURATION MANAGEMENT RECORDS	127
8.1.8	HARDWARE PROCESS ASSURANCE RECORDS	127
8.1.9	HARDWARE ACCOMPLISHMENT SUMMARY	127
8.2	SOFTWAREWARE DESIGN LIFECYCLE DATA	127

List of Tables

1.1	RV32I : Base Integer Instruction Set (32 bit)	29
1.2	RV64I : Base Integer Instruction Set (64 bit)	30
1.3	RV32M : Standard Extension for Integer Multiply and Divide (32 bit)	31
1.4	RV64M : Standard Extension for Integer Multiply and Divide (64 bit)	31
1.5	RV32A : Standard Extension for Atomic Instructions (32 bit)	32
1.6	RV64A : Standard Extension for Atomic Instructions (64 bit)	32
1.7	RV32F : Standard Extension for Single-Precision Floating-Point (32 bit)	33
1.8	RV64F : Standard Extension for Single-Precision Floating-Point (64 bit)	33
1.9	RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)	34
1.10	RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)	34
2.1	Hardware DevOps	38
3.1	Signals of the Read and Write Address channels	65
3.2	Signals of the Read and Write Data channels	66
3.3	Signals of the Write Response channel	66
3.4	Instruction Inputs/Outputs AMBA3 AHB-Lite Bus	67
3.5	Instruction Inputs/Outputs Wishbone Bus	67
3.6	Signals of the Read and Write Address channels	68
3.7	Signals of the Read and Write Data channels	68
3.8	Signals of the Write Response channel	69
3.9	Data Inputs/Outputs AMBA3 AHB-Lite Bus	69
3.10	Data Inputs/Outputs Wishbone Bus	70
7.1	Data Required for the Hardware Planning Review	115
7.2	Data Required for the Hardware Development Review	116
7.3	Data Required for the Hardware Verification Review	117
7.4	Data Required for the Final Certification Hardware Review	119
8.1	Project Folder	122
8.2	Data Required for the Hardware Planning Review	123
8.3	Data Required for the Hardware Development Review	124
8.4	Data Required for the Hardware Verification Review	125
8.5	Data Required for the Final Certification Hardware Review	127

List of Figures

2.1	Hardware Project Workflow	38
2.2	Software Project Workflow	38
2.3	UML Diagrams Overview	39
2.4	OSVVM Diagram Overview	45
2.5	UVM Diagram Overview	47
5.1	Front-End	94
5.2	Back-End	98

Chapter 1

INTRODUCTION

A Processing Unit (PU) is an electronic system within a computer that carries out instructions of a program by performing the basic arithmetic, logic, controlling, and I/O operations specified by instructions. Instruction-level parallelism is a measure of how many instructions in a computer can be executed simultaneously. The PU is contained on a single Metal Oxide Semiconductor (MOS) Integrated Circuit (IC).

An Automation Financial Method (AFM) is the technology and innovation that aims to compete with Traditional Financial Methods in the delivery of financial services. It is an emerging industry that uses technology to improve activities in finance. AFM is the new applications, processes, products, or business models in the financial services industry, composed of complementary financial services and provided as an end-to-end process via the Internet.

1.1 BEST PRACTICES

```
.. .....
.....
.....
.....
```

1.1.1 Hardware

```
.. .....
.....
.....
.....
```

```
cd synthesis/yosys
source synthesise.sh
```

```
.. .....
.....
.....
.....
```

1.1.1.1 ASIC

```
.. .....
.....
.....
.....
```

type:

```
cd synthesis/qflow
source flow.sh
```

```
.. .....
.....
```

```
... ..
... ..
```

1.1.1.2 FPGA

```
.. ..
... ..
... ..
... ..
```

type:

```
cd synthesis/symbiflow
source flow.sh
```

```
.. ..
... ..
... ..
... ..
```

1.1.2 Software

```
.. ..
... ..
... ..
... ..
```

1.1.2.1 MSP430

```
.. ..
... ..
... ..
... ..
```

1.1.2.1.1 MSP430 Tests

```
.....
.....
.....
.....
```

1.1.2.1.1.1 ISA 16

```
.....
.....
.....
.. ..
```

1.1.2.1.2 MSP430 Bare Metal

```
.. ..
... ..
... ..
.....
```

1.1.2.1.2.1 C Language

```
.....
.....
.....
.....
```

1.1.2.1.2.2 C++ Language

```
.. ..
.. ..
... ..
... ..
```

1.1.2.1.2.3 Go Language
.....
.....

1.1.2.1.3 MSP430 Operating System
.....
.....

1.1.2.1.3.1 GNU Linux
.....
.....

1.1.2.1.3.2 GNU Hurd
.....
.....

1.1.2.1.4 MSP430 Distribution
.....
.....

1.1.2.1.4.1 GNU Debian
.....
.....

1.1.2.1.4.2 GNU Fedora
.....
.....

1.1.2.2 OpenRISC
.....
.....
.....

1.1.2.2.1 OpenRISC Tests
.....
.....

1.1.2.2.1.1 ISA 32
.....
.....

1.1.2.2.1.2 ISA 64
.....
.....

1.1.2.2.2 OpenRISC Bare Metal
.....
.....

1.1.2.2.2.1 C Language
.....
.....

1.1.2.2.2.2 C++ Language
.....
.....

1.1.2.2.2.3 Go Language
.....
.....

1.1.2.2.3 OpenRISC Operating System
.....
.....

1.1.2.2.3.1 GNU Linux
.....
.....

1.1.2.2.3.2 GNU Hurd
.....
.....

1.1.2.2.4 OpenRISC Distribution
.....
.....

1.1.2.2.4.1 GNU Debian
.....
.....

1.1.2.2.4.2 GNU Fedora
.....
.....

1.1.2.3 RISC-V
.....
.....
.....

1.1.2.3.1 RISC-V Tests


```
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

rm -rf tests
rm -rf riscv-tests

mkdir tests
mkdir tests/dump
mkdir tests/hex

git clone --recursive https://github.com/riscv/riscv-tests
cd riscv-tests

autoconf
./configure --prefix=/opt/riscv-elf-gcc/bin
make

cd isa

source ../../elf2hex.sh

mv *.dump ../../tests/dump
mv *.hex ../../tests/hex

cd ..

make clean
```

1.1.2.3.1.1 ISA 32


```
elf2hex.sh:
riscv32-unknown-elf-objcopy -O ihex rv32mi-p-breakpoint rv32mi-p-breakpoint.hex
riscv32-unknown-elf-objcopy -O ihex rv32mi-p-csr rv32mi-p-csr.hex
...
riscv32-unknown-elf-objcopy -O ihex rv32um-v-remw rv32um-v-remw.hex

type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

spike rv32mi-p-breakpoint
spike rv32mi-p-csr
...
spike rv32um-v-remw
```

.....

1.1.2.3.1.2 ISA 64

elf2hex.sh:

```
riscv64-unknown-elf-objcopy -O ihex rv64mi-p-breakpoint rv64mi-p-breakpoint.hex
riscv64-unknown-elf-objcopy -O ihex rv64mi-p-csr rv64mi-p-csr.hex
...
riscv64-unknown-elf-objcopy -O ihex rv64um-v-remw rv64um-v-remw.hex
```

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
spike rv64mi-p-breakpoint
spike rv64mi-p-csr
...
spike rv64um-v-remw
```

```
.. .....
.....
.....
.....
```

1.1.2.3.1.3 ISA 128

```
.....
.....
.....
.....
```

elf2hex.sh:

```
riscv128-unknown-elf-objcopy -O ihex rv128mi-p-breakpoint rv128mi-p-breakpoint.hex
riscv128-unknown-elf-objcopy -O ihex rv128mi-p-csr rv128mi-p-csr.hex
...
riscv128-unknown-elf-objcopy -O ihex rv128um-v-remw rv128um-v-remw.hex
```

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
spike rv128mi-p-breakpoint
spike rv128mi-p-csr
...
spike rv128um-v-remw
```

```
.. .....
.....
.....
.....
```

1.1.2.3.2 RISC-V Bare Metal

```
.....
.....
.....
.....
```

1.1.2.3.2.1 C Language

```
.....
.....
.....
.....
```

type:

```
rm -rf hello_c.elf
rm -rf hello_c.hex
```

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
riscv64-unknown-elf-gcc -o hello_c.elf hello_c.c
riscv64-unknown-elf-objcopy -O ihex hello_c.elf hello_c.hex
```

```
.. .....
.. .....
.. .....
.. .....
Hello QueenField in C Language:
```

```
#include <stdio.h>

int main() {
    printf("Hello QueenField!\n");
    return 0;
}
```

```
.. .....
.. .....
.. .....
.. .....
type:
```

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}

spike pk hello_c.elf
```

1.1.2.3.2.2 C++ Language

```
.. .....
.. .....
.. .....
.. .....
type:
```

```
rm -rf hello_cpp.elf
rm -rf hello_cpp.hex

export PATH=/opt/riscv-elf-gcc/bin:${PATH}

riscv64-unknown-elf-g++ -o hello_cpp.elf hello_cpp.cpp
riscv64-unknown-elf-objcopy -O ihex hello_cpp.elf hello_cpp.hex
```

```
.. .....
.. .....
.. .....
.. .....
Hello QueenField in C++ Language:
```

```
#include <iostream>

int main() {
    std::cout << "Hello QueenField!\n";
    return 0;
}
```

```
.. .....
.. .....
.. .....
.. .....
type:
```

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```



```
spike pk hello_cpp.elf
```

1.1.2.3.2.3 Go Language

type:

```
rm -rf hello_go.elf
rm -rf hello_go.hex
```

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
export PATH=/opt/riscv-go/bin:${PATH}
```

```
GOOS=linux GOARCH=riscv64 go build -o hello_go.elf hello_go.go
riscv64-unknown-elf-objcopy -O ihex hello_go.elf hello_go.hex
```

Hello QueenField in Go Language:

```
package main

import "fmt"
func main() {
    fmt.Println("Hello QueenField!")
}
```

1.1.2.3.3 RISC-V Operating System

1.1.2.3.3.1 GNU Linux

Building BusyBox

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
git clone --recursive https://git.busybox.net/busybox
```

```
cd busybox
make CROSS_COMPILE=riscv64-unknown-linux-gnu- defconfig
make CROSS_COMPILE=riscv64-unknown-linux-gnu-
```

Building Linux

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
git clone --recursive https://github.com/torvalds/linux
```

```
cd linux
make ARCH=riscv CROSS_COMPILE=riscv64-unknown-linux-gnu- defconfig
make ARCH=riscv CROSS_COMPILE=riscv64-unknown-linux-gnu-
```

Running Linux

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
qemu-system-riscv64 -nographic -machine virt \
-kernel Image -append "root=/dev/vda ro console=ttyS0" \
-drive file=busybox,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0
```

Running Linux RISC-V 32 bit with Buildroot

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
git clone --recursive https://github.com/buildroot/buildroot
```

```
cd buildroot
make qemu_riscv32_virt_defconfig
make
```

```
qemu-system-riscv32 \
-M virt \
-nographic \
-bios output/images/fw_jump.elf \
-kernel output/images/Image \
-append "root=/dev/vda ro" \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device,netdev=net0
```

Running Linux RISC-V 64 bit with Buildroot

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
git clone --recursive https://github.com/buildroot/buildroot
```

```
cd buildroot
```

```
make qemu_riscv64_virt_defconfig
```

```
make
```

```
qemu-system-riscv64 \  
-M virt \  
-nographic \  
-bios output/images/fw_jump.elf \  
-kernel output/images/Image \  
-append "root=/dev/vda ro" \  
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \  
-device virtio-blk-device,drive=hd0 \  
-netdev user,id=net0 \  
-device virtio-net-device,netdev=net0
```

```
.. .....  
.....  
.....  
.....
```

1.1.2.3.3.2 GNU Hurd

```
.....  
.....  
.....
```

1.1.2.3.4 RISC-V Distribution

```
.....  
.....  
.....
```

1.1.2.3.4.1 GNU Debian

```
.....  
.....  
.....
```

1.1.2.3.4.2 GNU Fedora

```
.....  
.....  
.....
```

Running Fedora

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
qemu-system-riscv64 \  
-nographic \  
-machine virt \  
-smp 4 \  
-m 2G \  
-kernel Fedora-RISCV.elf \  
-bios none \  
-object rng-random,filename=/dev/urandom,id=rng0 \  
-device virtio-rng-device,rng=rng0 \  
-device virtio-blk-device,drive=hd0 \  
-drive file=Fedora-RISCV.raw,format=raw,id=hd0
```

```
-device virtio-net-device,netdev=usernet \  
-netdev user,id=usernet,hostfwd=tcp::10000-:22
```

```
.. .....  
.....  
.....  
.....
```

1.2 OPEN SOURCE PHILOSOPHY

```
.. .....  
.....  
.....  
.....
```

For Windows Users!

1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux
2. Microsoft Store → INSTALL UBUNTU

```
.. .....  
.....  
.....  
.....
```

type:

```
sudo apt update  
sudo apt upgrade
```

```
.. .....  
.....  
.....  
.....
```

1.2.1 Open Source Hardware

```
.. .....  
.....  
.....  
.....
```

1.2.1.1 MSP430 Processing Unit

```
.. .....  
.....  
.....  
.....
```

1.2.1.2 OpenRISC Processing Unit

```
.. .....  
.....  
.....  
.....
```

1.2.1.3 RISC-V Processing Unit

```
.. .....  
.....  
.....  
.....
```

1.2.2 Open Source Software

1.2.2.1 MSP430 GNU Compiler Collection

1.2.2.2 OpenRISC GNU Compiler Collection

OpenRISC GNU C/C++

type:

```
sudo apt install git libgmp-dev libmpfr-dev libmpc-dev zlib1g-dev texinfo \
build-essential flex bison
```

type:

```
git clone git://sourceware.org/git/binutils-gdb.git binutils
git clone https://github.com/openrisc/or1k-gcc.git gcc
git clone git://sourceware.org/git/newlib-cygwin.git newlib
git clone git://sourceware.org/git/binutils-gdb.git gdb
```

```
export PATH=/opt/or1k-elf-gcc/bin:${PATH}
```

```
mkdir build-binutils; cd build-binutils
../binutils/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--disable-itcl --disable-tk --disable-tcl --disable-winsup --disable-gdbtk \
--disable-libgui --disable-rda --disable-sid --disable-sim --disable-gdb \
--with-sysroot --disable-newlib --disable-libgloss --with-system-zlib
make
sudo make install
cd ..
```

```
mkdir build-gcc-stage1; cd build-gcc-stage1
../gcc/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--enable-languages=c --disable-shared --disable-libssp
make
sudo make install
cd ..
```

```
mkdir build-newlib; cd build-newlib
../newlib/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc
make
sudo make install
cd ..
```

```
mkdir build-gcc-stage2; cd build-gcc-stage2
../gcc/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--enable-languages=c,c++ --disable-shared --disable-libssp --with-newlib
make
sudo make install
```

```
cd ..
```

```
mkdir build-gdb; cd build-gdb
../gdb/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc --disable-itcl \
--disable-tk --disable-tcl --disable-winsup --disable-gdbtk --disable-libgui \
--disable-rda --disable-sid --with-sysroot --disable-newlib --disable-libgloss \
--disable-gas --disable-ld --disable-binutils --disable-gprof --with-system-zlib
make
sudo make install
cd ..
```

```
.. .....
.....
.....
.....
```

1.2.2.3 RISC-V GNU Compiler Collection

```
.. .....
.....
.....
.....
```

RISC-V GNU C/C++

type:

```
sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \
libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
libtool patchutils bc zlib1g-dev libexpat-dev
```

type:

```
git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
```

```
cd riscv-gnu-toolchain
```

```
./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make
```

```
./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make linux
```

```
./configure --prefix=/opt/riscv-elf-gcc --enable-multilib
sudo make clean
sudo make linux
```

```
.. .....
.....
.....
.....
```

1.3 INSTRUCTION SET ARCHITECTURE

```
.. .....
.....
.....
.....
```

1.3.1 RISC-V ISA

1.3.1.1 ISA Bases

1.3.1.1.1 RISC-V 32

RV32I : Base Integer Instruction Set (32 bit)

Table 1.1: RV32I : Base Integer Instruction Set (32 bit)

RV32I	31:25	24:20	19:15	14:12	11:7	6:0
LUI RD, IMM	IIIIII	IIII	IIII	III	RD4:0	0110111
AUIPIC RD, IMM	IIIIII	IIII	IIII	III	RD4:0	0010111
JAL RD, IMM	IIIIII	IIII	IIII	III	RD4:0	1101111
JALR RD,RS1,IMM	IIIIII	IIII	RS14:0	000	RD4:0	1101111
BEQ RS1,RS2,IMM	IIIIII	RS24:0	RS14:0	000	IIII	1100011
BNE RS1,RS2,IMM	IIIIII	RS24:0	RS14:0	001	IIII	1100011
BLT RS1,RS2,IMM	IIIIII	RS24:0	RS14:0	100	IIII	1100011
BGE RS1,RS2,IMM	IIIIII	RS24:0	RS14:0	101	IIII	1100011
BLTU RS1,RS2,IMM	IIIIII	RS24:0	RS14:0	110	IIII	1100011
BGEU RS1,RS2,IMM	IIIIII	RS24:0	RS14:0	111	IIII	1100011
LB RD, RS1	IIIIII	IIII	RS14:0	000	RD4:0	0000011
LH RD, RS1	IIIIII	IIII	RS14:0	001	RD4:0	0000011
LW RD, RS1	IIIIII	IIII	RS14:0	010	RD4:0	0000011
LBU RD, RS1	IIIIII	IIII	RS14:0	100	RD4:0	0000011
LHU RD, RS1	IIIIII	IIII	RS14:0	101	RD4:0	0000011
SB RS2,RS1	IIIIII	RS24:0	RS14:0	000	IIII	0100011
SH RS2,RS1	IIIIII	RS24:0	RS14:0	001	IIII	0100011
SW RS2,RS1	IIIIII	RS24:0	RS14:0	010	IIII	0100011
ADDI RD,RS1,IMM	IIIIII	IIII	RS14:0	000	RD4:0	0010011
SLTI RD,RS1,IMM	IIIIII	IIII	RS14:0	010	RD4:0	0010011
SLTIU RD,RS1,IMM	IIIIII	IIII	RS14:0	011	RD4:0	0010011
XORI RD,RS1,IMM	IIIIII	IIII	RS14:0	100	RD4:0	0010011
ORI RD,RS1,IMM	IIIIII	IIII	RS14:0	110	RD4:0	0010011
ANDI RD,RS1,IMM	IIIIII	IIII	RS14:0	111	RD4:0	0010011
SLLI RD,RS1,IMM	0000000	IIII	RS14:0	001	RD4:0	0010011
SRLI RD,RS1,IMM	0000000	IIII	RS14:0	101	RD4:0	0010011
SRAI RD,RS1,IMM	0100000	IIII	RS14:0	101	RD4:0	0010011
ADD RD,RS1,RS2	0000000	RS24:0	RS14:0	000	RD4:0	0110011
SUB RD,RS1,RS2	0100000	RS24:0	RS14:0	000	RD4:0	0110011
SLL RD,RS1,RS2	0000000	RS24:0	RS14:0	001	RD4:0	0110011
SLT RD,RS1,RS2	0000000	RS24:0	RS14:0	010	RD4:0	0110011
SLTU RD,RS1,RS2	0000000	RS24:0	RS14:0	011	RD4:0	0110011
XOR RD,RS1,RS2	0000000	RS24:0	RS14:0	100	RD4:0	0110011

RV32I	31:25	24:20	19:15	14:12	11:7	6:0
SRL RD,RS1,RS2	0000000	RS24:0	RS14:0	101	RD4:0	0110011
SRA RD,RS1,RS2	0100000	RS24:0	RS14:0	101	RD4:0	0110011
OR RD,RS1,RS2	0000000	RS24:0	RS14:0	110	RD4:0	0110011
AND RD,RS1,RS2	0000000	RS24:0	RS14:0	111	RD4:0	0110011
FENCE PRED,SUCC	0000PPP	PSSSS	00000	000	00000	0001111
FENCE.I	0000P00	00000	00000	001	00000	0001111

1.3.1.1.2 RISC-V 64

RV64I : Base Integer Instruction Set (64 bit)

Table 1.2: RV64I : Base Integer Instruction Set (64 bit)

RV64I	31:25	24:20	19:15	14:12	11:7	6:0
LWU RD, RS1	IIIIIII	IIIII	RS14:0	110	RD4:0	0000011
LD RD, RS1	IIIIIII	IIIII	RS14:0	011	RD4:0	0000011
SD RD, RS1,RS2	IIIIIII	RS24:0	RS14:0	011	IIIII	0000011
LLI RD, RS1,IMM	0000000	IIIII	RS14:0	001	RD4:0	0010011
SRLI RD, RS1,IMM	0000000	IIIII	RS14:0	001	RD4:0	0010011
SRAI RD, RS1,IMM	0100000	IIIII	RS14:0	001	RD4:0	0010011
ADDIW RD, RS1	IIIIIII	IIIII	RS14:0	000	RD4:0	0011011
LLIWI RD, RS1	0000000	IIIII	RS14:0	001	RD4:0	0011011
SRLIW RD, RS1	0000000	IIIII	RS14:0	101	RD4:0	0011011
SRAIW RD, RS1	0100000	IIIII	RS14:0	101	RD4:0	0011011
ADDW RD, RS1,RS2	0000000	RS24:0	RS14:0	000	RD4:0	0111011
SUBW RD, RS1,RS2	0100000	RS24:0	RS14:0	000	RD4:0	0111011
SLIW RD, RS1,RS2	0000000	RS24:0	RS14:0	001	RD4:0	0111011
SRLW RD, RS1,RS2	0000000	RS24:0	RS14:0	101	RD4:0	0111011
SRAW RD, RS1,RS2	0100000	RS24:0	RS14:0	101	RD4:0	0111011

1.3.1.1.3 RISC-V 128

1.3.1.2 ISA Extensions

1.3.1.2.1 Standard Extension for Integer Multiply and Divide

RV32M : Standard Extension for Integer Multiply and Divide (32 bit)

Table 1.3: RV32M : Standard Extension for Integer Multiply and Divide (32 bit)

RV32M	31:25	24:20	19:15	14:12	11:7	6:0
MUL RD,RS1,RS2	0000001	RS24:0	RS14:0	000	RD4:0	0110011
MULH RD,RS1,RS2	0000001	RS24:0	RS14:0	001	RD4:0	0110011
MULHSU RD,RS1,RS2	0000001	RS24:0	RS14:0	010	RD4:0	0110011
MULHU RD,RS1,RS2	0000001	RS24:0	RS14:0	011	RD4:0	0110011
DIV RD,RS1,RS2	0000001	RS24:0	RS14:0	100	RD4:0	0110011
DIVU RD,RS1,RS2	0000001	RS24:0	RS14:0	101	RD4:0	0110011
REM RD,RS1,RS2	0000001	RS24:0	RS14:0	110	RD4:0	0110011
REMU RD,RS1,RS2	0000001	RS24:0	RS14:0	111	RD4:0	0110011

RV64M : Standard Extension for Integer Multiply and Divide (64 bit)

Table 1.4: RV64M : Standard Extension for Integer Multiply and Divide (64 bit)

RV64M	31:25	24:20	19:15	14:12	11:7	6:0
MULW RD,RS1,RS2	0000001	RS24:0	RS14:0	000	RD4:0	0111011
DIVW RD,RS1,RS2	0000001	RS24:0	RS14:0	100	RD4:0	0111011
DIVUW RD,RS1,RS2	0000001	RS24:0	RS14:0	101	RD4:0	0111011
REMW RD,RS1,RS2	0000001	RS24:0	RS14:0	110	RD4:0	0111011
REMUW RD,RS1,RS2	0000001	RS24:0	RS14:0	111	RD4:0	0111011

1.3.1.2.2 Standard Extension for Atomic Instructions

RV32A : Standard Extension for Atomic Instructions (32 bit)

Table 1.5: RV32A : Standard Extension for Atomic Instructions
(32 bit)

RV32A	31:25	24:20	19:15	14:12	11:7	6:0
LR.W AQRL,RD,RS1	00010AQRL	00000	RS14:0	010	RD4:0	0101111
SC.W AQRL,RD,RS2,RS1	00011AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSWAP.W AQRL,RD,RS2,RS1	00001AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSADD.W AQRL,RD,RS2,RS1	00000AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSXOR.W AQRL,RD,RS2,RS1	00100AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOOR.W AQRL,RD,RS2,RS1	01000AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOAMD.W AQRL,RD,RS2,RS1	01100AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMIN.W AQRL,RD,RS2,RS1	10000AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMAX.W AQRL,RD,RS2,RS1	10100AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMINU.W AQRL,RD,RS2,RS1	11000AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMAXU.W AQRL,RD,RS2,RS1	11100AQRL	RS24:0	RS14:0	010	RD4:0	0101111

.. ..

RV64A : Standard Extension for Atomic Instructions (64 bit)

.. ..

Table 1.6: RV64A : Standard Extension for Atomic Instructions
(64 bit)

RV64A	31:25	24:20	19:15	14:12	11:7	6:0
LR.D AQRL,RD,RS1	00010AQRL	00000	RS14:0	011	RD4:0	0101111
SC.D AQRL,RD,RS2,RS1	00011AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSWAP.D AQRL,RD,RS2,RS1	00001AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSADD.D AQRL,RD,RS2,RS1	00000AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSXOR.D AQRL,RD,RS2,RS1	00100AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOOR.D AQRL,RD,RS2,RS1	01000AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOAMD.D AQRL,RD,RS2,RS1	01100AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMIN.D AQRL,RD,RS2,RS1	10000AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMAX.D AQRL,RD,RS2,RS1	10100AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMINU.D AQRL,RD,RS2,RS1	11000AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMAXU.D AQRL,RD,RS2,RS1	11100AQRL	RS24:0	RS14:0	011	RD4:0	0101111

.. ..

1.3.1.2.3 Standard Extension for Single-Precision Floating-Point

.. ..

RV32F : Standard Extension for Single-Precision Floating-Point (32 bit)

.. ..

Table 1.7: RV32F : Standard Extension for Single-Precision Floating-Point (32 bit)

RV32F	31:25	24:20	19:15	14:12	11:7	6:0
FLW FRD,RS1	IIIIIII	IIIII	FRS1	010	FRD	0000111
FSW FRS2,RS1	IIIIIII	FRS2	FRS1	010	IIIII	0100111
FMADD.S RM,FRD,FRS1,FRS2,FRS3	FRS3_00	FRS2	FRS1	RM	FRD	1000011
FMSUB.S RM,FRD,FRS1,FRS2,FRS3	FRS3_00	FRS2	FRS1	RM	FRD	1000111
FNMSUB.S RM,FRD,FRS1,FRS2,FRS3	FRS3_00	FRS2	FRS1	RM	FRD	1001011
FNMADD.S RM,FRD,FRS1,FRS2,FRS3	FRS3_00	FRS2	FRS1	RM	FRD	1001111
FADD.S RM,FRD,FRS1,FRS2,FRS3	0000000	FRS2	FRS1	RM	FRD	1010011
FSUB.S RM,FRD,FRS1,FRS2,FRS3	0000100	FRS2	FRS1	RM	FRD	1010011
FMUL.S RM,FRD,FRS1,FRS2,FRS3	0001000	FRS2	FRS1	RM	FRD	1010011
FDIV.S RM,FRD,FRS1,FRS2,FRS3	0001100	FRS2	FRS1	RM	FRD	1010011
FSGNJ.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	000	FRD	1010011
FSGNJN.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	001	FRD	1010011
FSGNJX.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	010	FRD	1010011
FMIN.S FRD,FRS1,FRS2	0010100	FRS2	FRS1	000	FRD	1010011
FMAX.S FRD,FRS1,FRS2	0010100	FRS2	FRS1	001	FRD	1010011
FSQRT.S FRD,FRS1,FRS2	0101100	00000	FRS1	RM	FRD	1010011
FLE.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	000	FRD	1010011
FLT.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	001	FRD	1010011
FEQ.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	010	FRD	1010011
FCVT.W.S RM,RD,FRS1	1100000	00000	FRS1	RM	FRD	1010011
FCVT.WU.S RM,RD,FRS1	1100000	00010	FRS1	RM	FRD	1010011
FCVT.S.W RM,RD,FRS1	1101000	00000	FRS1	RM	FRD	1010011
FCVT.S.WU RM,RD,FRS1	1101000	00010	FRS1	RM	FRD	1010011
FMV.X.S RD,FRS1	1110000	00000	FRS1	000	RD	1010011
FCLASS.S RD,FRS1	1110000	00000	FRS1	001	RD	1010011
FMV.S.X RD,FRS1	1111000	00000	RS1	000	FRD	1010011

RV64F : Standard Extension for Single-Precision Floating-Point (64 bit)

Table 1.8: RV64F : Standard Extension for Single-Precision Floating-Point (64 bit)

RV64F	31:25	24:20	19:15	14:12	11:7	6:0
FCVT.L.S RM,RD,FRS1	1100000	00010	FRS1	RM	FRD	1010011
FCVT.LU.S RM,RD,FRS1	1100000	00011	FRS1	RM	FRD	1010011
FCVT.S.L RM,RD,FRS1	1101000	00010	FRS1	RM	FRD	1010011
FCVT.S.LU RM,RD,FRS1	1101000	00011	FRS1	RM	FRD	1010011

1.3.1.2.4 Standard Extension for Double-Precision Floating-Point

RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)

Table 1.9: RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)

RV32F	31:25	24:20	19:15	14:12	11:7	6:0
FLW FRD,RS1	IIIIII	IIII	FRS1	011	FRD	0000111
FSW FRS2,RS1	IIIIII	FRS2	FRS1	011	IIII	0100111
FMADD.D RM,FRD,FRS1,FRS2,FRS3	FRS3_01	FRS2	FRS1	RM	FRD	1000011
FMSUB.D RM,FRD,FRS1,FRS2,FRS3	FRS3_01	FRS2	FRS1	RM	FRD	1000111
FNMSUB.D RM,FRD,FRS1,FRS2,FRS3	FRS3_01	FRS2	FRS1	RM	FRD	1001011
FNMADD.D RM,FRD,FRS1,FRS2,FRS3	FRS3_01	FRS2	FRS1	RM	FRD	1001111
FADD.D RM,FRD,FRS1,FRS2,FRS3	0000001	FRS2	FRS1	RM	FRD	1010011
FSUB.D RM,FRD,FRS1,FRS2,FRS3	0000101	FRS2	FRS1	RM	FRD	1010011
FMUL.D RM,FRD,FRS1,FRS2,FRS3	0001001	FRS2	FRS1	RM	FRD	1010011
FDIV.D RM,FRD,FRS1,FRS2,FRS3	0001101	FRS2	FRS1	RM	FRD	1010011
FSGNJ.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	000	FRD	1010011
FSGNJN.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	001	FRD	1010011
FSGNJX.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	010	FRD	1010011
FMIN.D FRD,FRS1,FRS2	0010101	FRS2	FRS1	000	FRD	1010011
FMAX.D FRD,FRS1,FRS2	0010101	FRS2	FRS1	001	FRD	1010011
FSQRT.D FRD,FRS1,FRS2	0101101	00000	FRS1	RM	FRD	1010011
FLE.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	000	FRD	1010011
FLT.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	001	FRD	1010011
FEQ.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	010	FRD	1010011
FCVT.W.D RM,RD,FRS1	1100001	00000	FRS1	RM	FRD	1010011
FCVT.WU.D RM,RD,FRS1	1100001	00010	FRS1	RM	FRD	1010011
FCVT.D.W RM,RD,FRS1	1101001	00000	FRS1	RM	FRD	1010011
FCVT.D.WU RM,RD,FRS1	1101001	00010	FRS1	RM	FRD	1010011
FCLASS.D RD,FRS1	1110001	00000	FRS1	001	RD	1010011

RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)

Table 1.10: RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)

RV64D	31:25	24:20	19:15	14:12	11:7	6:0
FCVT.L.D RM,RD,FRS1	1100001	00010	FRS1	RM	FRD	1010011
FCVT.LU.D RM,RD,FRS1	1100001	00011	FRS1	RM	FRD	1010011
FCVT.D.L RM,RD,FRS1	1101001	00010	FRS1	RM	FRD	1010011
FCVT.D.LU RM,RD,FRS1	1101001	00011	FRS1	RM	FRD	1010011
FMV.X.D RD,FRS1	1110001	00000	FRS1	000	RD	1010011

RV64D	31:25	24:20	19:15	14:12	11:7	6:0
FMV.D.X RD,FRS1	1111001	00000	RS1	000	FRD	1010011

1.3.1.3 ISA Modes

1.3.1.3.1 RISC-V User

1.3.1.3.2 RISC-V Supervisor

1.3.1.3.3 RISC-V Hypervisor

1.3.1.3.4 RISC-V Machine

1.3.2 OpenRISC ISA

1.3.2.1 ISA Bases

1.3.2.1.1 OpenRISC 32

1.3.2.1.2 OpenRISC 64

1.3.2.2 ISA Extensions

.. .. .
.. .. .
.. .. .
.. .. .

1.3.2.3 ISA Modes

.. .. .
.. .. .
.. .. .
.. .. .

1.3.2.3.1 OpenRISC User

.. .. .
.. .. .
.. .. .
.. .. .

1.3.2.3.2 OpenRISC Supervisor

.. .. .
.. .. .
.. .. .
.. .. .

1.3.2.3.3 OpenRISC Hypervisor

.. .. .
.. .. .
.. .. .
.. .. .

1.3.2.3.4 OpenRISC Machine

.. .. .
.. .. .
.. .. .
.. .. .

1.3.3 MSP430 ISA

.. .. .
.. .. .
.. .. .
.. .. .

1.3.3.1 ISA Bases

.. .. .
.. .. .
.. .. .
.. .. .

1.3.3.1.1 MSP430 16

.. .. .
.. .. .
.. .. .
.. .. .

1.3.3.2 ISA Extensions

.. .. .
.. .. .
.. .. .
.. .. .

1.3.3.3 ISA Modes

.. .. .
.. .. .
.. .. .
.. .. .

1.3.3.3.1 MSP430 User
.. .. .
.. .. .
.. .. .

1.3.3.3.2 MSP430 Supervisor
.. .. .
.. .. .
.. .. .

1.3.3.3.3 MSP430 Hypervisor
.. .. .
.. .. .
.. .. .

1.3.3.3.4 MSP430 Machine
.. .. .
.. .. .
.. .. .

Chapter 2

METHODOLOGY

- Hardware Project Workflow




Figure 2.1: Hardware Project Workflow

- Software Project Workflow




Figure 2.2: Software Project Workflow

Table 2.1: Hardware DevOps

CONTROL	DEVELOP	OPERATION
certification	bench	sim
doc	model	compilation/synthesis
quality	osvwm/uvvm	
requirements	rtl	
	software	
	src	

2.1 Requirements




Figure 2.3: UML Diagrams Overview

2.1.1 Structural UML diagrams

2.1.1.1 Class diagram

2.1.1.2 Component diagram

2.1.1.3 Composite diagram

... ..
... ..

2.1.1.4 Deployment diagram

.. ..
... ..
... ..
... ..

2.1.1.5 Object diagram

.. ..
... ..
... ..
... ..

2.1.1.6 Package diagram

.. ..
... ..
... ..
... ..

2.1.1.7 Profile diagram

.. ..
... ..
... ..
... ..

2.1.2 Behavioral UML diagrams

.. ..
... ..
... ..
... ..

2.1.2.1 Activity diagram

.. ..
... ..
... ..
... ..

2.1.2.2 Communication diagram

.. ..
... ..
... ..
... ..

2.1.2.3 Interaction diagram

.. ..
... ..
... ..
... ..

2.1.2.4 Sequence diagram

.. ..
... ..

... ..
... ..

2.1.2.5 State diagram

.. ..
... ..
... ..
... ..

2.1.2.6 Timing diagram

.. ..
... ..
... ..
... ..

2.1.2.7 Use diagram

.. ..
... ..
... ..
... ..

2.2 Software

.. ..
... ..
... ..
... ..

2.2.1 Matlab Language

.. ..
... ..
... ..
... ..

2.2.2 Rust Language

.. ..
... ..
... ..
... ..

2.3 Source

.. ..
... ..
... ..
... ..

2.3.1 Ada Language

.. ..
... ..
... ..
... ..

2.3.2 C Language

..
.....
.....
.....

2.4 Hardware Model

..
.....
.....
.....

2.4.1 VHDL Language

..
.....
.....
.....

2.4.2 Verilog Language

..
.....
.....
.....

2.5 Software Model

..
.....
.....
.....

2.5.1 C Language

..
.....
.....
.....

2.5.2 C++ Language

..
.....
.....
.....

2.5.3 Go Language

..
.....
.....
.....

2.6 Hardware Validation

..
.....

... ..
... ..

2.6.1 VHDL Language

.. ..
... ..
... ..
... ..

2.6.2 Verilog Language

.. ..
... ..
... ..
... ..

2.7 Software Validation

.. ..
... ..
... ..
... ..

2.7.1 C Language

.. ..
... ..
... ..
... ..

2.7.2 C++ Language

.. ..
... ..
... ..
... ..

2.7.3 Go Language

.. ..
... ..
... ..
... ..

2.8 Hardware Design

.. ..
... ..
... ..
... ..

2.8.1 VHDL Language

.. ..
... ..
... ..
... ..

2.8.2 Verilog Language

..
.....
.....
.....

2.9 Software Design

..
.....
.....
.....

2.9.1 C Language

..
.....
.....
.....

2.9.2 C++ Language

..
.....
.....
.....

2.9.3 Go Language

..
.....
.....
.....

2.10 Hardware Verification

..
.....
.....
.....

2.10.1 OSVVM-VHDL

..
.....
.....
.....

2.10.1.1 Overview

..
.....
.....
.....

2.10.1.1.1 The Typical OSVVM Testbench Architecture

.....
.....
.....
.....




Figure 2.4: OSVVM Diagram Overview

2.10.1.1.1 OSVVM Testbench

2.10.1.1.1.2 OSVVM Checker

2.10.1.1.1.3 OSVVM Stimulus

2.10.1.1.2 The OSVVM Class Library

2.10.1.2 Transaction-Level Modeling (TLM)

2.10.1.3 Developing Reusable Verification Components

2.10.1.4 Using Verification Components

2.10.1.5 Using the Register Layer Classes

2.10.1.6 Advanced Topics

..
.....
.....
.....

2.10.1.7 UBus Verification Component Example

..
.....
.....
.....

2.10.1.8 UBus Specification

..
.....
.....
.....

2.10.2 UVM-Verilog

..
.....
.....
.....

2.10.2.1 Overview

..
.....
.....
.....

2.10.2.1.1 The Typical UVM Testbench Architecture

.....
.....
.....
.....
.....
.....
.....
.....

2.10.2.1.1.1 UVM Testbench

.....
.....
.....
.....

2.10.2.1.1.2 UVM Test

.....
.....
.....
.....

2.10.2.1.1.3 UVM Environment

.....
.....
.....
.....

2.10.2.2 Transaction-Level Modeling (TLM)

2.10.2.2.1 Overview

2.10.2.2.2 TLM, TLM-1, and TLM-2.0

2.10.2.2.3 TLM-1 Implementation

2.10.2.2.3.1 Basics

2.10.2.2.3.2 Encapsulation and Hierarchy

2.10.2.2.3.3 Analysis Communication

2.10.2.2.4 TLM-2.0 Implementation

2.10.2.2.4.1 Generic Payload

2.10.2.2.4.2 Core Interfaces and Ports

2.10.2.2.4.3 Blocking Transport

2.10.2.2.4.4 Nonblocking Transport
.....
.....

2.10.2.2.4.5 Sockets
.....
.....

2.10.2.2.4.6 Time
.....
.....

2.10.2.2.4.7 Use Models
.....
.....

2.10.2.3 Developing Reusable Verification Components

.....
.....
.....

2.10.2.3.1 Modeling Data Items for Generation
.....
.....

2.10.2.3.1.1 Inheritance and Constraint Layering
.....
.....

2.10.2.3.1.2 Defining Control Fields (“Knobs”)
.....
.....

2.10.2.3.2 Transaction-Level Components
.....
.....

2.10.2.3.3 Creating the Driver
.....
.....

2.10.2.3.4 Creating the Sequencer
.....
.....

[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]

2.10.2.4 Using Verification Components

2.10.2.4.1 Creating a Top-Level Environment

2.10.2.4.2 Instantiating Verification Components

2.10.2.4.3 Creating Test Classes

2.10.2.4.4 Verification Component Configuration

2.10.2.4.4.1 Verification Component Configurable Parameters

2.10.2.4.4.2 Verification Component Configuration Mechanism

2.10.2.4.4.3 Choosing between `uvm_resource_db` and `uvm_config_db`

2.10.2.4.4.4 Using a Configuration Class

2.10.2.4.5 Creating and Selecting a User-Defined Test

2.10.2.4.5.1 Creating the Base Test

2.10.2.4.5.2 Creating Tests from a Test-Family Base Class

.....

2.10.2.4.5.3 Test Selection

.....

2.10.2.4.6 Creating Meaningful Tests

.....

2.10.2.4.6.1 Constraining Data Items

.....

2.10.2.4.6.2 Data Item Definitions

.....

2.10.2.4.6.3 Creating a Test-Specific Frame

.....

2.10.2.4.7 Virtual Sequences

.....

2.10.2.4.7.1 Creating a Virtual Sequencer

.....

2.10.2.4.7.2 Creating a Virtual Sequence

.....

2.10.2.4.7.3 Controlling Other Sequencers

.....

2.10.2.4.7.4 Connecting a Virtual Sequencer to Subsequencers

.....

2.10.2.4.8 Checking for DUT Correctness

.....

2.10.2.4.9 Scoreboards
.....
.....

2.10.2.4.9.1 Creating the Scoreboard
.....
.....

2.10.2.4.9.2 Adding Exports to uvm_scoreboard
.....
.....

2.10.2.4.9.3 Requirements of the TLM Implementation
.....
.....

2.10.2.4.9.4 Defining the Action Taken
.....
.....

2.10.2.4.9.5 Adding the Scoreboard to the Environment
.....
.....

2.10.2.4.9.6 Summary
.....
.....

2.10.2.4.10 Implementing a Coverage Model.
.....
.....

2.10.2.4.10.1 Selecting a Coverage Method
.....
.....

2.10.2.4.10.2 Implementing a Functional Coverage Model
.....
.....

2.10.2.4.10.3 Enabling and Disabling Coverage
.....
.....

2.10.2.5 Using the Register Layer Classes
.....
.....

... ..
... ..

2.10.2.5.1 Overview
.....
.....
.. ..

2.10.2.5.2 Usage Model
.....
.....
.....

2.10.2.5.2.1 Mirroring
.....
.....
.....

2.10.2.5.2.2 Memories are not Mirrored
.....
.....
.....

2.10.2.5.3 Access API
.....
.....
.....

2.10.2.5.3.1 read / write
.....
.....
.....

2.10.2.5.3.2 peek / poke
.....
.....
.....

2.10.2.5.3.3 get / set
.....
.....
.. ..

2.10.2.5.3.4 randomize
.....
.....
.....

2.10.2.5.3.5 update
.....
.....
.. ..

2.10.2.5.3.6 mirror
.....
.....
.. ..

2.10.2.5.3.7 Concurrent Accesses

...

2.10.2.5.4 Coverage Models

...

2.10.2.5.4.1 Predefined Coverage Identifiers

...

2.10.2.5.4.2 Controlling Coverage Model Construction and Sampling

...

2.10.2.5.5 Constructing a Register Model

...

2.10.2.5.5.1 Field Types

...

2.10.2.5.5.2 Register Types

...

2.10.2.5.5.3 Register File Types

...

2.10.2.5.5.4 Memory Types

...

2.10.2.5.5.5 Block Types

...

2.10.2.5.5.6 Packaging a Register Model

...

2.10.2.5.5.7 Maximum Data Size

...

2.10.2.5.7.5	RO and WO Registers Sharing the Same Address
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.5.8	Integrating a Register Model in a Verification Environment
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.5.9	Integrating a Register Model
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.5.9.1	Transaction Adapter
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.5.9.2	Integrating Bus Sequencers
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.5.9.3	Integrating the Register Model with a Bus Monitor
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.5.10	Randomizing Field Values
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.5.11	Pre-defined Sequences
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.6	Advanced Topics								
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.6.1	The uvm_component Base Class
<p>.....</p> <p>.....</p> <p>.....</p>									
2.10.2.6.2	The Built-In Factory and Overrides
<p>.....</p> <p>.....</p> <p>.....</p>									

2.10.2.6.2.1 About the Factory
.....		
2.10.2.6.2.2 Factory Registration
.....		
2.10.2.6.2.3 Component Overrides
.....		
2.10.2.6.3 Callbacks
.....		
2.10.2.6.3.1 Use Model
.....		
2.10.2.6.3.2 Example
.....		
2.10.2.6.4 The Sequence Library
.....		
2.10.2.6.5 Advanced Sequence Control
.....		
2.10.2.6.5.1 Implementing Complex Scenarios
.....		
2.10.2.6.5.2 Protocol Layering
.....		
2.10.2.6.5.3 Generating the Item or Sequence in Advance
.....		
2.10.2.6.5.4 Executing Sequences and Items on other Sequencers
.....		

[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]

2.10.2.7.6 UBus Environment
.....
.....

2.10.2.7.7 UBus Master Agent
.....
.....

2.10.2.7.8 UBus Master Sequencer
.....
.....

2.10.2.7.9 UBus Driver
.....
.....

2.10.2.7.10 UBus Agent Monitor
.....
.....

2.10.2.7.11 UBus Bus Monitor
.....
.....

2.10.2.7.11.1 Collecting Transfers from the Bus
.....
.....

2.10.2.7.11.2 Number of Transfers
.....
.....

2.10.2.7.11.3 Notifiers Emitted by the UBus Bus Monitor
.....
.....

2.10.2.7.11.4 Checks and Coverage
.....
.....

2.10.2.7.12 UBus Interface
.....
.....

2.10.2.8 UBus Specification
.....
.....

... ..
... ..

2.10.2.8.1 Introduction
... ..
... ..
... ..

2.10.2.8.1.1 Motivation
... ..
... ..
... ..

2.10.2.8.1.2 Bus Overview
... ..
... ..
... ..

2.10.2.8.2 Bus Description
... ..
... ..
... ..

2.10.2.8.2.1 Bus Signals
... ..
... ..
... ..

2.10.2.8.2.2 Clocking
... ..
... ..
... ..

2.10.2.8.2.3 Reset
... ..
... ..
... ..

2.10.2.8.3 Arbitration Phase
... ..
... ..
... ..

2.10.2.8.4 Address Phase
... ..
... ..
... ..

2.10.2.8.4.1 NOP Cycle
... ..
... ..
... ..

2.10.2.8.4.2 Normal Address Phase
... ..
... ..
... ..

2.10.2.8.5 Data Phase
.....
.....
.....

2.10.2.8.5.1 Write Transfer
.....
.....
.....

2.10.2.8.5.2 Error during Write Transfer
.....
.....
.....

2.10.2.8.5.3 Read Transfer
.....
.....
.....

2.10.2.8.5.4 Error during Read Transfer
.....
.....
.....

2.10.2.8.6 How Data is Driven
.....
.....
.....

2.10.2.8.7 Optional Pipelining Scheme
.....
.....
.....

2.10.2.8.7.1 Pipelined Arbitration Phase
.....
.....
.....

2.10.2.8.7.2 Pipelined Address Phase
.....
.....
.....

2.10.2.8.7.3 Pipelined Data Phase
.....
.....
.....

2.10.2.8.8 Example Timing Diagrams
.....
.....
.....

2.11 Software Verification

.....
.....

... ..
... ..

2.11.1 C Language

.. ..
... ..
... ..
... ..

2.11.2 C++ Language

.. ..
... ..
... ..
... ..

2.11.3 Go Language

.. ..
... ..
... ..
... ..

2.12 Quality

.. ..
... ..
... ..
... ..

2.13 Certification

.. ..
... ..
... ..
... ..

2.14 Documentation

.. ..
... ..
... ..
... ..

Chapter 3

PROJECTS

3.1 INTERFACE

3.1.1 Instruction Cache

3.1.1.1 Instruction Inputs/Outputs AMBA4 AXI-Lite Bus

3.1.1.1.1 Signals of the Read and Write Address channels

Table 3.1: Signals of the Read and Write Address channels

Write Port	Read Port	Size	Direction	Description
AWID	ARID	AXI_ID_WIDTH	Output	Address ID, to identify multiple streams
AWADDR	ARADDR	AXI_ADDR_WIDTH	Output	Address of the first beat of the burst
AWLEN	ARLEN	8	Output	Number of beats inside the burst
AWSIZE	ARSIZE	3	Output	Size of each beat
AWBURST	ARBURST	2	Output	Type of the burst
AWLOCK	ARLOCK	1	Output	Lock type, to provide atomic operations
AWCACHE	ARCACHE	4	Output	Memory type, progress through the system
AWPROT	ARPROT	3	Output	Protection type
AWQOS	ARQOS	4	Output	Quality of Service of the transaction
AWREGION	ARREGION	4	Output	Region identifier, physical to logical

Write Port	Read Port	Size	Direction	Description
AWUSER	ARUSER	AXI_USER_WIDTH	Output	User-defined data
AWVALID	ARVALID	1	Output	xVALID handshake signal
AWREADY	ARREADY	1	Input	xREADY handshake signal

3.1.1.1.2 Signals of the Read and Write Data channels

Table 3.2: Signals of the Read and Write Data channels

Write Port	Read Port	Size	Direction	Description
WID	RID	AXI_ID_WIDTH	Output	Data ID, to identify multiple streams
WDATA	RDATA	AXI_DATA_WIDTH	Output	Read/Write data
--	RRESP	2	Output	Read response, current RDATA status
WSTRB	--	AXI_STRB_WIDTH	Output	Byte strobe, WDATA signal
WLAST	RLAST	1	Output	Last beat identifier
WUSER	RUSER	AXI_USER_WIDTH	Output	User-defined data
WVALID	RVALID	1	Output	xVALID handshake signal
WREADY	RREADY	1	Input	xREADY handshake signal

3.1.1.1.3 Signals of the Write Response channel

Table 3.3: Signals of the Write Response channel

Write Port	Size	Direction	Description
BID	AXI_ID_WIDTH	Input	Write response ID, to identify multiple streams
BRESP	2	Input	Write response, to specify the burst status
BUSER	AXI_USER_WIDTH	Input	User-defined data
BVALID	1	Input	xVALID handshake signal
BREADY	1	Output	xREADY handshake signal

3.1.1.2 Instruction Inputs/Outputs AMBA3 AHB-Lite Bus

Table 3.4: Instruction Inputs/Outputs AMBA3 AHB-Lite Bus

Port	Size	Direction	Description
HRESETn	1	Input	Asynchronous Active Low Reset
HCLK	1	Input	System Clock Input
IHSEL	1	Output	Instruction Bus Select
IHADDR	PLEN	Output	Instruction Address Bus
IHRDATA	XLEN	Input	Instruction Read Data Bus
IHWDATA	XLEN	Output	Instruction Write Data Bus
IHWRITE	1	Output	Instruction Write Select
IHSIZE	3	Output	Instruction Transfer Size
IHBURST	3	Output	Instruction Transfer Burst Size
IHPROT	4	Output	Instruction Transfer Protection Level
IHTRANS	2	Output	Instruction Transfer Type
IHMASTLOCK	1	Output	Instruction Transfer Master Lock
IHREADY	1	Input	Instruction Slave Ready Indicator
IHRESP	1	Input	Instruction Transfer Response

3.1.1.3 Instruction Inputs/Outputs Wishbone Bus

Table 3.5: Instruction Inputs/Outputs Wishbone Bus

Port	Size	Direction	Description
rst	1	Input	Synchronous Active High Reset
clk	1	Input	System Clock Input
iadr	AW	Input	Instruction Address Bus
idati	DW	Input	Instruction Input Bus
idato	DW	Output	Instruction Output Bus
isel	DW/8	Input	Byte Select Signals
iwe	1	Input	Write Enable Input
istb	1	Input	Strobe Signal/Core Select Input
icyc	1	Input	Valid Bus Cycle Input
iack	1	Output	Bus Cycle Acknowledge Output
ierr	1	Output	Bus Cycle Error Output
iint	1	Output	Interrupt Signal Output

3.1.2 Data Cache

3.1.2.1 Data Inputs/Outputs AMBA4 AXI-Lite Bus

3.1.2.1.1 Signals of the Read and Write Address channels

Table 3.6: Signals of the Read and Write Address channels

Write Port	Read Port	Size	Direction	Description
AWID	ARID	AXI_ID_WIDTH	Output	Address ID, to identify multiple streams
AWADDR	ARADDR	AXI_ADDR_WIDTH	Output	Address of the first beat of the burst
AWLEN	ARLEN	8	Output	Number of beats inside the burst
AWSIZE	ARSIZE	3	Output	Size of each beat
AWBURST	ARBURST	2	Output	Type of the burst
AWLOCK	ARLOCK	1	Output	Lock type, to provide atomic operations
AWCACHE	ARCACHE	4	Output	Memory type, progress through the system
AWPROT	ARPROT	3	Output	Protection type
AWQOS	ARQOS	4	Output	Quality of Service of the transaction
AWREGION	ARREGION	4	Output	Region identifier, physical to logical
AWUSER	ARUSER	AXI_USER_WIDTH	Output	User-defined data
AWVALID	ARVALID	1	Output	xVALID handshake signal
AWREADY	ARREADY	1	Input	xREADY handshake signal

3.1.2.1.2 Signals of the Read and Write Data channels

Table 3.7: Signals of the Read and Write Data channels

Write Port	Read Port	Size	Direction	Description
WID	RID	AXI_ID_WIDTH	Output	Data ID, to identify multiple streams
WDATA	RDATA	AXI_DATA_WIDTH	Output	Read/Write data
--	RRESP	2	Output	Read response, current RDATA status
WSTRB	--	AXI_STRB_WIDTH	Output	Byte strobe, WDATA signal
WLAST	RLAST	1	Output	Last beat identifier
WUSER	RUSER	AXI_USER_WIDTH	Output	User-defined data
WVALID	RVALID	1	Output	xVALID handshake signal
WREADY	RREADY	1	Input	xREADY handshake signal

3.1.2.1.3 Signals of the Write Response channel

Table 3.8: Signals of the Write Response channel

Write Port	Size	Direction	Description
BID	AXI_ID_WIDTH	Input	Write response ID, to identify multiple streams
BRESP	2	Input	Write response, to specify the burst status
BUSER	AXI_USER_WIDTH	Input	User-defined data
BVALID	1	Input	xVALID handshake signal
BREADY	1	Output	xREADY handshake signal

3.1.2.2 Data Inputs/Outputs AMBA3 AHB-Lite Bus

Table 3.9: Data Inputs/Outputs AMBA3 AHB-Lite Bus

Port	Size	Direction	Description
HRESETn	1	Input	Asynchronous Active Low Reset
HCLK	1	Input	System Clock Input
DHSEL	1	Output	Data Bus Select
DHADDR	PLEN	Output	Data Address Bus
DHRDATA	XLEN	Input	Data Read Data Bus
DHWDATA	XLEN	Output	Data Write Data Bus
DHWRITE	1	Output	Data Write Select
DHSIZE	3	Output	Data Transfer Size
DHBURST	3	Output	Data Transfer Burst Size
DHPROT	4	Output	Data Transfer Protection Level
DHTRANS	2	Output	Data Transfer Type
DHMASTLOCK	1	Output	Data Transfer Master Lock
DHREADY	1	Input	Data Slave Ready Indicator
DHRESP	1	Input	Data Transfer Response

3.1.2.3 Data Inputs/Outputs Wishbone Bus

Table 3.10: Data Inputs/Outputs Wishbone Bus

Port	Size	Direction	Description
rst	1	Input	Synchronous Active High Reset
clk	1	Input	System Clock Input
dadr	AW	Input	Data Address Bus
ddati	DW	Input	Data Input Bus
ddato	DW	Output	Data Output Bus
dsel	DW/8	Input	Byte Select Signals
dwe	1	Input	Write Enable Input
dstb	1	Input	Strobe Signal/Core Select Input
dcyc	1	Input	Valid Bus Cycle Input
dack	1	Output	Bus Cycle Acknowledge Output
derr	1	Output	Bus Cycle Error Output
dint	1	Output	Interrupt Signal Output

..

3.2 FUNCTIONALITY

..

3.2.1 Structure

..

3.2.1.1 Traditional Computing Classes

..


```
class traditional_classes {
    private:
        int number_pu;
        int number_soc;
        int number_mpsoc;

    public:
        void traditional_method_0(); // method 0
        void traditional_method_1(); // method 1
        void traditional_method_2(); // method 2
        void traditional_method_3(); // method 3
};
```

..

3.2.1.1.1 Philosophers Traditional T-DNC/NTM-MPSoC
.....
.....
.....

```
class traditional_philosophers : private traditional_classes {
private:
    int number_p_pu;
    int number_p_soc;
    int number_p_mpsoc;

public:
    void traditional_method_p0(); // method 0
    void traditional_method_p1(); // method 1
    void traditional_method_p2(); // method 2
    void traditional_method_p3(); // method 3
};
```

.....
.....
.....
.....

3.2.1.1.1.1 PU-NTM
.....
.....
.....

3.2.1.1.1.2 SoC-NTM
.....
.....
.....

3.2.1.1.1.3 MPSoC-NTM
.....
.....
.....

3.2.1.1.2 Soldiers Traditional T-DNC/NTM-MPSoC
.....
.....
.....

```
class traditional_soldiers : private traditional_classes {
private:
    int number_s_pu;
    int number_s_soc;
    int number_s_mpsoc;

public:
    void traditional_method_s0(); // method 0
    void traditional_method_s1(); // method 1
    void traditional_method_s2(); // method 2
    void traditional_method_s3(); // method 3
};
```

.....
.....
.....
.....

3.2.1.1.2.1 PU-NTM
.....
.....
.....

3.2.1.1.2.2 SoC-NTM
.....
.....
.....

3.2.1.1.2.3 MPSoC-NTM
.....
.....
.....

3.2.1.1.3 Workers Traditional T-DNC/NTM-MPSoC
.....
.....
.....

```
class traditional_workers : private traditional_classes {
    private:
        int number_w_pu;
        int number_w_soc;
        int number_w_mpsoc;

    public:
        void traditional_method_w0(); // method 0
        void traditional_method_w1(); // method 1
        void traditional_method_w2(); // method 2
        void traditional_method_w3(); // method 3
};
```

.....
.....
.....
.....

3.2.1.1.3.1 PU-NTM
.....
.....
.....

3.2.1.1.3.2 SoC-NTM
.....
.....
.....

3.2.1.1.3.3 MPSoC-NTM
.....
.....
.....

3.2.1.2 Quantum Computing Classes

.....
.....
.....
.....

```
class quantum_classes {
    private:
```

```

    int number_pu;
    int number_soc;
    int number_mpsoc;

public:
    void quantum_method_0(); // method 0
    void quantum_method_1(); // method 1
    void quantum_method_2(); // method 2
    void quantum_method_3(); // method 3
};

```

```

.. .....
.. .....
.. .....
.. .....

```

3.2.1.2.1 Philosophers Quantum T-DNC/NTM-MPSoC

```

.....
.....
.....
.....

```

```

class quantum_philosophers : private quantum_classes {
private:
    int number_p_pu;
    int number_p_soc;
    int number_p_mpsoc;

public:
    void quantum_method_p0(); // method 0
    void quantum_method_p1(); // method 1
    void quantum_method_p2(); // method 2
    void quantum_method_p3(); // method 3
};

```

```

.. .....
.. .....
.. .....
.. .....

```

3.2.1.2.1.1 PU-NTM

```

.....
.....
.....
.....

```

3.2.1.2.1.2 SoC-NTM

```

.....
.....
.....
.....

```

3.2.1.2.1.3 MPSoC-NTM

```

.....
.....
.....
.....

```

3.2.1.2.2 Soldiers Quantum T-DNC/NTM-MPSoC

```

.....
.....
.....
.....

```

```

class quantum_soldiers : private quantum_classes {
private:
    int number_s_pu;

```

```

    int number_s_soc;
    int number_s_mpsoc;

public:
    void quantum_method_s0(); // method 0
    void quantum_method_s1(); // method 1
    void quantum_method_s2(); // method 2
    void quantum_method_s3(); // method 3
};

```

3.2.1.2.2.1 PU-NTM

3.2.1.2.2.2 SoC-NTM

3.2.1.2.2.3 MPSoC-NTM

3.2.1.2.3 Workers Quantum T-DNC/NTM-MPSoC

```

class quantum_workers : private quantum_classes {
private:
    int number_w_pu;
    int number_w_soc;
    int number_w_mpsoc;

public:
    void quantum_method_w0(); // method 0
    void quantum_method_w1(); // method 1
    void quantum_method_w2(); // method 2
    void quantum_method_w3(); // method 3
};

```

3.2.1.2.3.1 PU-NTM

3.2.1.2.3.2 SoC-NTM

3.2.1.2.3.3 MPSoC-NTM

3.2.2 Behavior

3.2.2.1 Neural Turing Machine

3.2.2.1.1 PU-NTM

type:

```
source BUILD-x86
./PU-x86.run
```

type:

```
source BUILD-RISCV
spike pk PU-riscv.elf
```

3.2.2.1.2 SoC-NTM

type:

```
source BUILD-x86
./SoC-x86.run
```

type:

```
source BUILD-RISCV
spike pk SoC-riscv.elf
```

```
.. .....
.. .....

```

3.2.2.1.3 MPSoC-NTM

type:

```
source BUILD-x86
./MPSoC-x86.run
```

```
.. .....
.....
.....
.....

```

type:

```
source BUILD-RISCV
spike pk MPSoC-riscv.elf
```

```
.. .....
.....
.....
.....

```

3.2.2.2 Differentiable Neural Computer

```
.. .....
.....
.....
.....

```

3.2.2.2.1 PU-DNC

type:

```
source BUILD-x86
./PU-x86.run
```

```
.. .....
.....
.....
.....

```

type:

```
source BUILD-RISCV
spike pk PU-riscv.elf
```

```
.. .....
.....
.....
.....

```

3.2.2.2.2 SoC-DNC

type:

```
source BUILD-x86
./SoC-x86.run
```

```
.. .....
.....
.....
.....
```

type:

```
source BUILD-RISCV
spike pk SoC-riscv.elf
```

```
.. .....
.....
.....
.....
```

3.2.2.2.3 MPSoC-DNC

```
.. .....
.....
.....
.....
```

type:

```
source BUILD-x86
./MPSoC-x86.run
```

```
.. .....
.....
.....
.....
```

type:

```
source BUILD-RISCV
spike pk MPSoC-riscv.elf
```

```
.. .....
.....
.....
.....
```

3.3 REGISTERS

```
.. .....
.....
.....
.....
```

3.3.1 Neural Turing Machine

```
.. .....
.....
.....
.....
```

3.3.1.1 PU-NTM

```
.. .....
.....
.....
.....
```

3.3.1.1.1 PU-DV
.....
.....
.....

3.3.1.1.1.1 PU-MSP430
.....
.....
.....

3.3.1.1.1.2 PU-OR1K
.....
.....
.....

3.3.1.1.1.3 PU-RISCV
.....
.....
.....

3.3.1.1.2 PU-RTOS
.....
.....
.....

3.3.1.1.2.1 GNU Mach
.....
.....
.....

3.3.1.2 SoC-NTM
.....
.....
.....
.....

3.3.1.2.1 SoC-DV
.....
.....
.....

3.3.1.2.1.1 SoC-MSP430
.....
.....
.....

3.3.1.2.1.2 SoC-OR1K
.....
.....
.....

3.3.1.2.1.3 SoC-RISCV
.....
.....
.....

3.3.1.2.2 SoC-RTOS
.....
.....
.....

3.3.1.2.2.1 GNU Hurd
.....
.....
.....

3.3.1.3 MPSoC-NTM

.....
.....
.....
.....

3.3.1.3.0.1 MPSoC-MSP430
.....
.....
.....

3.3.1.3.0.2 MPSoC-OR1K
.....
.....
.....

3.3.1.3.0.3 MPSoC-RISCV
.....
.....
.....

3.3.1.3.1 MPSoC-RTOS
.....
.....
.....

3.3.1.3.1.1 GNU Hurd
.....
.....
.....

3.3.1.3.1.2 GNU Linux
.....
.....
.....

3.3.2 Differentiable Neural Computer

.....
.....
.....
.....

3.3.2.1 PU-DNC

.....
.....
.....
.....

3.3.2.1.1 PU-DV
.....
.....
.....

3.3.2.1.1.1 PU-MSP430
.....
.....
.....

3.3.2.1.1.2 PU-OR1K
.....
.....
.....

3.3.2.1.1.3 PU-RISCV
.....
.....
.....

3.3.2.1.2 PU-RTOS
.....
.....
.....

3.3.2.1.2.1 GNU Mach
.....
.....
.....

3.3.2.2 SoC-DNC
.....
.....
.....
.....

3.3.2.2.1 SoC-DV
.....
.....
.....

3.3.2.2.1.1 SoC-MSP430
.....
.....
.....

3.3.2.2.1.2 SoC-OR1K
.....
.....
.....

3.3.2.2.1.3 SoC-RISCV
.....
.....
.....

3.3.2.2.2 SoC-RTOS
.....
.....
.....

3.3.2.2.2.1 GNU Hurd
.....
.....
.....

3.3.2.3 MPSoC-DNC

..
.....
.....
.....

3.3.2.3.0.1 MPSoC-MSP430
.....
.....
.....

3.3.2.3.0.2 MPSoC-OR1K
.....
.....
.....

3.3.2.3.0.3 MPSoC-RISCV
.....
.....
.....

3.3.2.3.1 MPSoC-RTOS
.....
.....
.....

3.3.2.3.1.1 GNU Hurd
.....
.....
.....

3.3.2.3.1.2 GNU Linux
.....
.....
.....

3.4 INTERRUPTIONS

..
.....
.....
.....

3.4.1 Neural Turing Machine

..
.....
.....
.....

3.4.1.1 PU-NTM

.. ..
.. ..
.. ..
.. ..

3.4.1.1.1 PU-DV

.. ..
.. ..
.. ..

3.4.1.1.1.1 PU-MSP430

.. ..
.. ..
.. ..

3.4.1.1.1.2 PU-OR1K

.. ..
.. ..
.. ..

3.4.1.1.1.3 PU-RISCV

.. ..
.. ..
.. ..

3.4.1.1.2 PU-RTOS

.. ..
.. ..
.. ..

3.4.1.1.2.1 GNU Mach

.. ..
.. ..
.. ..

3.4.1.2 SoC-NTM

.. ..
.. ..
.. ..
.. ..

3.4.1.2.1 SoC-DV

.. ..
.. ..
.. ..

3.4.1.2.1.1 SoC-MSP430

.. ..
.. ..
.. ..

3.4.1.2.1.2 SoC-OR1K

.. ..
.. ..
.. ..

3.4.1.2.1.3 SoC-RISCV
.....
.....
.....

3.4.1.2.2 SoC-RTOS
.....
.....
.....

3.4.1.2.2.1 GNU Hurd
.....
.....
.....

3.4.1.3 MPSoC-NTM
.....
.....
.....
.....

3.4.1.3.0.1 MPSoC-MSP430
.....
.....
.....

3.4.1.3.0.2 MPSoC-OR1K
.....
.....
.....

3.4.1.3.0.3 MPSoC-RISCV
.....
.....
.....

3.4.1.3.1 MPSoC-RTOS
.....
.....
.....

3.4.1.3.1.1 GNU Hurd
.....
.....
.....

3.4.1.3.1.2 GNU Linux
.....
.....
.....

3.4.2 Differentiable Neural Computer
.....
.....
.....
.....

3.4.2.1 PU-DNC

.. ..
.. ..
.. ..
.. ..

3.4.2.1.1 PU-DV

.. ..
.. ..
.. ..

3.4.2.1.1.1 PU-MSP430

.. ..
.. ..
.. ..

3.4.2.1.1.2 PU-OR1K

.. ..
.. ..
.. ..

3.4.2.1.1.3 PU-RISCV

.. ..
.. ..
.. ..

3.4.2.1.2 PU-RTOS

.. ..
.. ..
.. ..

3.4.2.1.2.1 GNU Mach

.. ..
.. ..
.. ..

3.4.2.2 SoC-DNC

.. ..
.. ..
.. ..
.. ..

3.4.2.2.1 SoC-DV

.. ..
.. ..
.. ..

3.4.2.2.1.1 SoC-MSP430

.. ..
.. ..
.. ..

3.4.2.2.1.2 SoC-OR1K

.. ..
.. ..
.. ..

3.4.2.2.1.3 SoC-RISCV
.....
.....
.....

3.4.2.2.2 SoC-RTOS
.....
.....
.....

3.4.2.2.2.1 GNU Hurd
.....
.....
.....

3.4.2.3 MPSoC-DNC
.....
.....
.....
.....

3.4.2.3.0.1 MPSoC-MSP430
.....
.....
.....

3.4.2.3.0.2 MPSoC-OR1K
.....
.....
.....

3.4.2.3.0.3 MPSoC-RISCV
.....
.....
.....

3.4.2.3.1 MPSoC-RTOS
.....
.....
.....

3.4.2.3.1.1 GNU Hurd
.....
.....
.....

3.4.2.3.1.2 GNU Linux
.....
.....
.....

Chapter 4

ORGANIZATION

.. ..
.. ..
.. ..
.. ..

4.1 TRADITIONAL COMPUTING

.. ..
.. ..
.. ..
.. ..

4.1.1 Traditional Mechanics

.. ..
.. ..
.. ..
.. ..

4.1.1.1 First Newton Law

.. ..
.. ..
.. ..
.. ..

4.1.1.2 Second Newton Law

.. ..
.. ..
.. ..
.. ..

4.1.1.3 Third Newton Law

.. ..
.. ..
.. ..
.. ..

4.1.2 Traditional Information

.. ..
.. ..

.....

4.1.2.1 Traditional Bit

.....

4.1.2.2 Traditional Logic Gate

.....

4.1.2.2.1 Traditional YES/NOT Gate

4.1.2.2.2 Traditional AND/NAND Gate

4.1.2.2.3 Traditional OR/NOR Gate

4.1.2.2.4 Traditional XOR/XNOR Gate

4.1.2.3 Traditional Combinational Logic

.....

4.1.2.3.1 Traditional Arithmetic Circuits

4.1.2.3.2 Traditional Logic Circuits

4.1.2.4 Traditional Finite State Machine

.....

4.1.2.5 Traditional Pushdown Automaton

.. ..
.. ..
.. ..
.. ..

4.1.3 Traditional Neural Network

.. ..
.. ..
.. ..
.. ..

4.1.3.1 Traditional Feedforward Neural Network

.. ..
.. ..
.. ..
.. ..

4.1.3.2 Traditional Long Short Term Memory Neural Network

.. ..
.. ..
.. ..
.. ..

4.1.3.3 Traditional Transformer Neural Network

.. ..
.. ..
.. ..
.. ..

4.1.4 Traditional Turing Machine

.. ..
.. ..
.. ..
.. ..

4.1.4.1 Traditional Neural Turing Machine

.. ..
.. ..
.. ..
.. ..

4.1.4.1.1 Traditional Feedforward Neural Turing Machine

.. ..
.. ..
.. ..
.. ..

4.1.4.1.2 Traditional LSTM Neural Turing Machine

.. ..
.. ..
.. ..
.. ..

4.1.4.1.3 Traditional Transformer Neural Turing Machine

.. ..
.. ..
.. ..
.. ..

4.1.4.2 Traditional Differentiable Neural Computer

..

4.1.4.2.1 Traditional Feedforward Differentiable Neural Computer ..

..

4.1.4.2.2 Traditional LSTM Differentiable Neural Computer ..

..

4.1.4.2.3 Traditional Transformer Differentiable Neural Computer ..

..

4.1.5 Traditional Computer Architecture

..

4.1.5.1 Traditional von Neumann Architecture

..

4.1.5.1.1 Traditional Control Unit ..

..

4.1.5.1.2 Traditional ALU ..

..

4.1.5.1.3 Traditional Memory Unit ..

..

4.1.5.1.4 Traditional I/O Unit ..

..

4.1.5.2 Traditional Harvard Architecture

..

... ..
... ..

4.1.5.2.1 Traditional Control Unit
... ..
... ..
... ..

4.1.5.2.2 Traditional ALU
... ..
... ..
... ..

4.1.5.2.3 Traditional Memory Unit
... ..
... ..
... ..

4.1.5.2.4 Traditional I/O Unit
... ..
... ..
... ..

4.1.6 Traditional Advanced Computer Architecture

... ..
... ..
... ..
... ..

4.1.6.1 Traditional Processing Unit

... ..
... ..
... ..
... ..

4.1.6.1.1 Traditional SISD
... ..
... ..
... ..

4.1.6.1.2 Traditional SIMD
... ..
... ..
... ..

4.1.6.1.3 Traditional MISD
... ..
... ..
... ..

4.1.6.1.4 Traditional MIMD
... ..
... ..
... ..

4.1.6.2 Traditional System on Chip

.. ..
.. ..
.. ..
.. ..

4.1.6.2.1 Traditional Bus on Chip

.. ..
.. ..
.. ..
.. ..

4.1.6.2.2 Traditional Network on Chip

.. ..
.. ..
.. ..
.. ..

4.1.6.3 Traditional Multi-Processor System on Chip

.. ..
.. ..
.. ..
.. ..

4.2 TRADITIONAL CLASSES

.. ..
.. ..
.. ..
.. ..

4.2.1 Traditional Philosophers

.. ..
.. ..
.. ..
.. ..

4.2.2 Traditional Soldier

.. ..
.. ..
.. ..
.. ..

4.2.3 Traditional Workers

.. ..
.. ..
.. ..
.. ..

Chapter 5

WORKFLOW

5.1 HARDWARE WORKFLOW

1. System Level (SystemC/SystemVerilog)

The System Level abstraction of a system only looks at its biggest building blocks like processing units or peripheral devices. At this level the circuit is usually described using traditional programming languages like SystemC or SystemVerilog. Sometimes special software libraries are used that are aimed at simulation circuits on the system level. The IEEE 1685-2009 standard defines the IP-XACT file format that can be used to represent designs on the system level and building blocks that can be used in such system level designs.

2. Behavioral & Register Transfer Level (VHDL/Verilog)

At the Behavioural Level abstraction a language aimed at hardware description such as Verilog or VHDL is used to describe the circuit, but so-called behavioural modeling is used in at least part of the circuit description. In behavioural modeling there must be a language feature that allows for imperative programming to be used to describe data paths and registers. This is the always -block in Verilog and the process -block in VHDL.

A design in Register Transfer Level representation is usually stored using HDLs like Verilog and VHDL. But only a very limited subset of features is used, namely minimalistic always blocks (Verilog) or process blocks (VHDL) that model the register type used and unconditional assignments for the datapath logic. The use of HDLs on this level simplifies simulation as no additional tools are required to simulate a design in Register Transfer Level representation.

3. Logical Gate

At the Logical Gate Level the design is represented by a netlist that uses only cells from a small number of single-bit cells, such as basic logic gates (AND, OR, NOT, XOR, etc.) and registers (usually D-Type Flip-flops). A number of netlist formats exists that can be used on this level such as the Electronic Design Interchange Format (EDIF), but for ease of simulation often a HDL netlist is used. The latter is a HDL file (Verilog or VHDL) that only uses the most basic language constructs for instantiation and connecting of cells.

4. Physical Gate

On the Physical Gate Level only gates are used that are physically available on the target architecture. In some cases this may only be NAND, NOR and NOT gates as well as D-Type registers. In the case of an FPGA-based design the Physical Gate Level representation is a netlist of LUTs with optional output registers, as these are the basic building blocks of FPGA logic cells.

5. Switch Level

A Switch Level representation of a circuit is a netlist utilizing single transistors as cells. Switch Level modeling is possible in Verilog and VHDL, but is seldom used in modern designs, as in modern digital ASIC or FPGA flows the physical gates are considered the atomic build blocks of the logic circuit.

1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux
2. Microsoft Store → INSTALL UBUNTU

```
.. .....
.....
.....
.....
```

Front-End and Back-End Library type:

```
sudo apt update
sudo apt upgrade
```

```
sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgsl-dev \
libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh
```

```
.. .....
.....
.....
.....
```

Synthesizer Library type:

```
sudo apt update
sudo apt upgrade
```

```
sudo apt -y install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git make gnat \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
```

```
.. .....
.....
.....
.....
```

5.1.1 Front-End Open Source Tools

```
.. .....
.....
.....
.....
```

```
.. .....
.....
.....
.....
```

5.1.1.1 Modeling System Level of Hardware

A System Description Language Editor is a computer tool that allows to generate software code. A System Description Language is a formal language, which comprises a Programming Language (input), producing a Hardware Description (output). Programming languages are used in computer programming to implement algorithms. The description of a programming language is split into the two components of syntax (form) and semantics (meaning).

System Description Language Editor

type:

```
git clone https://github.com/emacs-mirror/emacs
```




Figure 5.1: Front-End

.....

.....

.....

.....

5.1.1.2 Simulating System Level of Hardware

A *System Description Language Simulator (translator)* is a computer program that translates computer code written in a *Programming Language (the source language)* into a *Hardware Description Language (the target language)*. The compiler is primarily used for programs that translate source code from a high-level programming language to a low-level language to create an executable program.

SystemVerilog System Description Language Simulator

type:

```
git clone http://git.veripool.org/git/verilator
```

```
cd verilator
```

```
autoconf
```

```
./configure
```

```
make
```

```
sudo make install
```

```
cd sim/verilog/regression/wb/vtor
```

```
source simulate.sh
```

```
cd sim/verilog/regression/ahb3/vtor
```

```
source simulate.sh
```

```
cd sim/verilog/regression/axi4/vtor
```

```
source simulate.sh
```

.....

.....

.....

.....

5.1.1.3 Verifying System Level of Hardware

A UVM standard improves interoperability and reduces the cost of repurchasing and rewriting IP for each new project or Electronic Design Automation tool. It also makes it easier to reuse verification components. The UVM Class Library provides generic utilities, such as component hierarchy, Transaction Library Model or configuration database, which enable the user to create virtually any structure wanted for the testbench.

SystemVerilog System Description Language Verifier

type:

```
git clone https://github.com/QueenField/UVM
```

```
.. .....  
.....  
.....  
.....  
.....
```

5.1.1.4 Describing Register Transfer Level of Hardware

A Hardware Description Language Editor is any editor that allows to generate hardware code. Hardware Description Language is a specialized computer language used to describe the structure and behavior of digital logic circuits. It allows for the synthesis of a HDL into a netlist, which can then be synthesized, placed and routed to produce the set of masks used to create an integrated circuit.

Hardware Description Language Editor

type:

```
git clone https://github.com/emacs-mirror/emacs
```

```
.. .....  
.....  
.....  
.....
```

5.1.1.5 Simulating Register Transfer Level of Hardware

A Hardware Description Language Simulator uses mathematical models to replicate the behavior of an actual hardware device. Simulation software allows for modeling of circuit operation and is an invaluable analysis tool. Simulating a circuit's behavior before actually building it can greatly improve design efficiency by making faulty designs known as such, and providing insight into the behavior of electronics circuit designs.

VHDL Hardware Description Language Simulator

type:

```
git clone https://github.com/ghdl/ghdl
```

```
cd ghdl  
./configure --prefix=/usr/local  
make  
sudo make install  
  
cd sim/vhdl/regression/wb/ghdl  
source simulate.sh  
  
cd sim/vhdl/regression/ahb3/ghdl  
source simulate.sh  
  
cd sim/vhdl/regression/axi4/ghdl  
source simulate.sh
```

```
.. .....  
.....  
.....  
.....
```

Verilog Hardware Description Language Simulator

type:

```
git clone https://github.com/steveicarus/iverilog
```

```
cd iverilog
```

```
sh autoconf.sh
```

```
./configure
```

```
make
```

```
sudo make install
```

```
cd sim/verilog/regression/wb/iverilog
```

```
source simulate.sh
```

```
cd sim/verilog/regression/ahb3/iverilog
```

```
source simulate.sh
```

```
cd sim/verilog/regression/axi4/iverilog
```

```
source simulate.sh
```

```
.. .....  
.....  
.....  
.....  
.....
```

5.1.1.6 Synthesizing Register Transfer Level of Hardware

A Hardware Description Language Synthesizer turns a RTL implementation into a Logical Gate Level implementation. Logical design is a step in the standard design cycle in which the functional design of an electronic circuit is converted into the representation which captures logic operations, arithmetic operations, control flow, etc. In EDA parts of the logical design is automated using synthesis tools based on the behavioral description of the circuit.

Verilog Hardware Description Language Synthesizer

type:

```
git clone https://github.com/YosysHQ/yosys
```

```
cd yosys
```

```
make
```

```
sudo make install
```

```
cd synthesis/yosys
```

```
source synthesizer.sh
```

```
.. .....  
.....  
.....  
.....  
.....
```

VHDL Hardware Description Language Synthesizer

type for Plugin:

```
git clone https://github.com/ghdl/ghdl-yosys-plugin
```

```
cd ghdl-yosys-plugin
```

```
make GHDL=/usr/local
```

```
sudo yosys-config --exec mkdir -p --datdir/plugins
```

```
sudo yosys-config --exec cp "ghdl.so" --datdir/plugins/ghdl.so
```

```
cd synthesis/yosys
```

```
source synthesizer.sh
```

```
.. .....  
.....  
.....  
.....  
.....
```

5.1.1.7 Optimizing Register Transfer Level of Hardware

A Hardware Description Language Optimizer finds an equivalent representation of the specified logic circuit under specified constraints (minimum area, pre-specified delay). This tool combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

Verilog Hardware Description Language Optimizer

type:

```
git clone https://github.com/YosysHQ/yosys
```

```
cd yosys
make
sudo make install

cd synthesis/yosys
source synthesizer.sh
```

```
.. .....
.....
... .....
... .....
```

5.1.1.8 Verifying Register Transfer Level of Hardware

A Hardware Description Language Verifier proves or disproves the correctness of intended algorithms underlying a hardware system with respect to a certain formal specification or property, using formal methods of mathematics. Formal verification uses modern techniques (SAT/SMT solvers, BDDs, etc.) to prove correctness by essentially doing an exhaustive search through the entire possible input space (formal proof).

Verilog Hardware Description Language Verifier

type:

```
git clone https://github.com/YosysHQ/SymbiYosys
```

```
.. .....
.....
... .....
... .....
```

5.1.2 Back-End Open Source Tools

```
.. .....
.....
... .....
... .....
```

```
.. .....
.....
... .....
... .....
```

Library

type:

```
sudo apt update
sudo apt upgrade
```

```
sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgsl-dev \
libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tclsh
```

```
.. .....
.....
... .....
... .....
```




Figure 5.2: Back-End

Back-End Workflow Qflow

type:

```
git clone https://github.com/RTimothyEdwards/qflow
```

```
cd qflow
./configure
make
sudo make install
```

```
mkdir qflow
cd qflow
```

```
.. .....
.....
.....
.....
```

5.1.2.1 Planning Switch Level of Hardware

A Floor-Planner of an Integrated Circuit (IC) is a schematic representation of tentative placement of its major functional blocks. In modern electronic design process floor-plans are created during the floor-planning design stage, an early stage in the hierarchical approach to Integrated Circuit design. Depending on the design methodology being followed, the actual definition of a floor-plan may differ.

Floor-Planner

type:

```
git clone https://github.com/RTimothyEdwards/magic
```

```
cd magic
./configure
make
sudo make install
```

```
.. .....
.....
.....
```



```
./configure
make
sudo make install
```

```
.. .....
.....
.....
.....
.....
```

5.1.2.5 Simulating Switch Level of Hardware

A Standard Cell Simulator treats transistors as ideal switches. Extracted capacitance and lumped resistance values are used to make the switch a little bit more realistic than the ideal, using the RC time constants to predict the relative timing of events. This simulator represents a circuit in terms of its exact transistor structure but describes the electrical behavior in a highly idealized way.

Standard Cell Simulator

type:

```
git clone https://github.com/RTimothyEdwards/irsim
```

```
cd irsim
./configure
make
sudo make install
```

```
.. .....
.....
.....
.....
.....
```

5.1.2.6 Verifying Switch Level of Hardware LVS

A Standard Cell Verifier compares netlists, a process known as LVS (Layout vs. Schematic). This step ensures that the geometry that has been laid out matches the expected circuit. The greatest need for LVS is in large analog or mixed-signal circuits that cannot be simulated in reasonable time. LVS can be done faster than simulation, and provides feedback that makes it easier to find errors.

Standard Cell Verifier

type:

```
git clone https://github.com/RTimothyEdwards/netgen
```

```
cd netgen
./configure
make
sudo make install

cd synthesis/qflow
source flow.sh
```

```
.. .....
.....
.....
.....
.....
```

5.1.2.7 Checking Switch Level of Hardware DRC

A Standard Cell Checker is a geometric constraint imposed on Printed Circuit Board (PCB) and Integrated Circuit (IC) designers to ensure their designs function properly, reliably, and can be produced with acceptable yield. Design Rules for production are developed by hardware engineers based on the capability of their processes to realize design intent. Design Rule Checking (DRC) is used to ensure that designers do not violate design rules.

Standard Cell Checker

type:

```
git clone https://github.com/RTimothyEdwards/magic
```

```
cd magic
```

```
./configure
```

```
make
```

```
sudo make install
```

```
.. .....
.....
.....
.....
```

5.1.2.8 Printing Switch Level of Hardware GDS

A Standard Cell Editor allows to print a set of standard cells. The standard cell methodology is an abstraction, whereby a low-level VLSI layout is encapsulated into a logical representation. A standard cell is a group of transistor and interconnect structures that provides a boolean logic function (AND, OR, XOR, XNOR, inverters) or a storage function (flipflop or latch).

Standard Cell Editor

type:

```
git clone https://github.com/RTimothyEdwards/magic
```

```
cd magic
```

```
./configure
```

```
make
```

```
sudo make install
```

```
.. .....
.....
.....
.....
```

5.2 SOFTWARE WORKFLOW

```
.. .....
.....
.....
.....
```

5.2.1 Back-End Open Source Tools

```
.. .....
.....
.....
.....
```

type:

```
sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \
libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
libtool patchutils bc zlib1g-dev libexpat-dev
```

```
.. .....
.....
.....
.....
```

5.2.1.1 MSP430

```
.. .....
.....
```

.....
.....

5.2.1.1.1 MSP430 GNU C/C++ ..
.....
.....

5.2.1.1.2 MSP430 GNU Go ..
.....
.....

5.2.1.2 OpenRISC

.....
.....
.....

5.2.1.2.1 OpenRISC GNU C/C++ ..
.....
.....

5.2.1.2.2 OpenRISC GNU Go ..
.....
.....

5.2.1.3 RISC-V

.....
.....
.....

5.2.1.3.1 RISC-V GNU C/C++ ..
.....
.....

type:

```
git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
```

```
cd riscv-gnu-toolchain
```

```
./configure --prefix=/opt/riscv-elf-gcc  
sudo make clean  
sudo make
```

```
./configure --prefix=/opt/riscv-elf-gcc  
sudo make clean  
sudo make linux
```

```
./configure --prefix=/opt/riscv-elf-gcc --enable-multilib  
sudo make clean  
sudo make linux
```

.....
.....

.....

5.2.1.3.2 RISC-V GNU Go

.....

type:

```
git clone --recursive https://go.googlesource.com/go riscv-go
cd riscv-go/src
./all.bash
cd ../..
sudo mv riscv-go /opt
```

.....

5.2.2 Front-End Open Source Tools

.....

5.2.2.1 MSP430

.....

5.2.2.1.1 Hardware Engineers Compiler

.....

5.2.2.1.2 Software Engineers Compiler

.....

5.2.2.2 OpenRISC

.....

5.2.2.2.1 Hardware Engineers Compiler

.....

5.2.2.2.2 Software Engineers Compiler

.....

5.2.2.3 RISC-V

type:

```
sudo apt install device-tree-compiler libglib2.0-dev libpixman-1-dev pkg-config
```

5.2.2.3.1 Hardware Engineers Compiler: Spike

Building Proxy Kernel

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
git clone --recursive https://github.com/riscv/riscv-pk
```

```
cd riscv-pk
mkdir build
cd build
../configure --prefix=/opt/riscv-elf-gcc --host=riscv64-unknown-elf
make
sudo make install
```

Building Spike

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
git clone --recursive https://github.com/riscv/riscv-isa-sim
```

```
cd riscv-isa-sim
mkdir build
cd build
../configure --prefix=/opt/riscv-elf-gcc
make
sudo make install
```

5.2.2.3.2 Software Engineers Compiler: QEMU

type:

```
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
```

```
git clone --recursive https://github.com/qemu/qemu
```

```
cd qemu
./configure --prefix=/opt/riscv-elf-gcc \
--target-list=riscv64-sofmmu,riscv32-sofmmu,riscv64-linux-user,riscv32-linux-user
make
sudo make install
```

```
.. .....
.....
.....
.....
```

Chapter 6

QUALITY ASSURANCE

..
.....
.....
.....

6.1 SCOPE

..
.....
.....
.....

6.2 NORMATIVE REFERENCE

..
.....
.....
.....

6.3 TERMS AND DEFINITIONS

..
.....
.....
.....

6.4 CONTEXT OF THE ORGANIZATION

..
.....
.....
.....

6.4.1 Understanding the organization and its context

..
.....
.....
.....

6.4.2 Understanding the needs and expectations of interested parties

..
.....
.....
.....

6.4.3 Determining the scope of the quality management system

..
.....
.....
.....

6.4.4 Quality management system and its processes

..
.....
.....
.....

6.5 LEADERSHIP

..
.....
.....
.....

6.5.1 Leadership and commitment

..
.....
.....
.....

6.5.1.1 General

..
.....
.....
.....

6.5.1.2 Customer focus

..
.....
.....
.....

6.5.2 Policy

..
.....
.....
.....

6.5.2.1 Establishing the quality policy

..
.....
.....
.....

6.5.2.2 Communicating the quality policy

..
.....
.....
.....

6.5.3 Organizational roles, responsibilities and authorities

..
.....
.....
.....

6.6 PLANNING

..
.....
.....
.....

6.6.1 Actions to address risks and opportunities

..
.....
.....
.....

6.6.2 Quality objectives and planning to achieve them

..
.....
.....
.....

6.6.3 Planning of changes

..
.....
.....
.....

6.7 SUPPORT

..
.....
.....
.....

6.7.1 Resources

..
.....
.....
.....

6.7.1.1 General

..
.....

... ..

6.7.1.2 People

.. ..

6.7.1.3 Infrastructure

.. ..

6.7.1.4 Environment for the operation of process

.. ..

6.7.1.5 Monitoring and measuring resources

.. ..

6.7.1.5.1 General

.. ..

6.7.1.5.2 Measurement traceability

.. ..

6.7.1.6 Organizational knowledge

.. ..

6.7.2 Competence

.. ..

6.7.3 Awareness

.. ..

6.7.4 Communication

..
.....
.....
.....

6.7.5 Documented information

..
.....
.....
.....

6.7.5.1 General

..
.....
.....
.....

6.7.5.2 Creating and updating

..
.....
.....
.....

6.7.5.3 Control of documented information

..
.....
.....
.....

6.8 OPERATION

..
.....
.....
.....

6.8.1 Operational planning and control

..
.....
.....
.....

6.8.2 Requirements for products and services

..
.....
.....
.....

6.8.2.1 Customer communication

..
.....
.....
.....

6.8.2.2 Determining the requirements for products and services

..
.....
.....
.....

6.8.2.3 Review of the requirements for products and services

..
.....
.....
.....

6.8.2.4 Changes to requirements for products and services

..
.....
.....
.....

6.8.3 Design and development of products and services

..
.....
.....
.....

6.8.3.1 General

..
.....
.....
.....

6.8.3.2 Design and development planning

..
.....
.....
.....

6.8.3.3 Design and development inputs

..
.....
.....
.....

6.8.3.4 Design and development controls

..
.....
.....
.....

6.8.3.5 Design and development outputs

..
.....
.....
.....

6.8.4 Control of externally provided processes, products and services

..
.....
.....
.....

6.8.4.1 General

..
.....
.....
.....

6.8.4.2 Type and extent of control

..
.....
.....
.....

6.8.4.3 Information for external providers

..
.....
.....
.....

6.8.5 Production and service provision

..
.....
.....
.....

6.8.5.1 Control of production and service provision

..
.....
.....
.....

6.8.5.2 Identification and traceability

..
.....
.....
.....

6.8.5.3 Property belonging to customers or external providers

..
.....
.....
.....

6.8.5.4 Preservation

..
.....
.....
.....

6.8.5.5 Post-delivery activities

..
.....
.....
.....

6.8.5.6 Control of changes

..
.....
.....
.....

6.8.6 Release of products and services

..
.....
.....
.....

6.8.7 Control of nonconforming outputs

..
.....
.....
.....

6.9 PERFORMANCE EVALUATION

..
.....
.....
.....

6.9.1 Monitoring, measurement, analysis and evaluation

..
.....
.....
.....

6.9.1.1 General

..
.....
.....
.....

6.9.1.2 Customer satisfaction

..
.....
.....
.....

6.9.1.3 Analysis and evaluation

..
.....
.....
.....

6.9.2 Internal audit

..
.....
.....
.....

6.9.3 Management review

..
.....
.....
.....

6.9.3.1 General

..
.....
.....
.....

6.9.3.2 Management review inputs

..
.....
.....
.....

6.9.3.3 Management review outputs

..
.....
.....
.....

6.10 IMPROVEMENT

..
.....
.....
.....

6.10.1 General

..
.....
.....
.....

6.10.2 Nonconformity and corrective action

..
.....
.....
.....

6.10.3 Continual improvement

..
.....
.....
.....

Chapter 7

CERTIFICATION

.....

7.1 PLANNING PROCESS

.....

Table 7.1: Data Required for the Hardware Planning Review

Data Required for the Hardware Planning Review
Plan for Hardware Aspects of Certification
Hardware Design Plan
Hardware Validation Plan
Hardware Verification Plan
Hardware Configuration Management Plan
Hardware Process Assurance Plan
Hardware Process Assurance Records
Hardware Requirements, Design, HDL Code, Validation & Verification, and Archive Standards
Tool Qualification Plans
Supplier Management Plan

.....

7.1.1 Planning Process Objectives

.....

7.1.2 Planning Process Activities

.....

7.2 HARDWARE DESIGN PROCESS

.....

Table 7.2: Data Required for the Hardware Development Review

Data Required for the Hardware Development Review
Hardware Requirements, Design and HDL Code Standards
Hardware Requirements
Hardware Design Data
HDL or Hardware Design Schematics
Hardware Traceability Data
Hardware Review and Analysis Procedures
Hardware Review and Analysis Results
Hardware Life Cycle Environment Configuration Index
Problem Reports
Hardware Configuration Management Records
Hardware Process Assurance Records
Hardware Tool Qualification Data

.....

7.2.1 Requirements Capture Process

.....

7.2.2 Conceptual Design Process

.....

7.2.3 Detailed Design Process

.....

7.2.4 Implementation Process

.....

7.2.5 Production Transition

.....

.....

7.2.6 Acceptance Test

.....

7.2.7 Series Production

.....

7.3 VALIDATION AND VERIFICATION PROCESS

.....

Table 7.3: Data Required for the Hardware Verification Review

Data Required for the Hardware Verification Review
Hardware Requirements Data
Hardware Design Representation Data
HDL or Hardware Design Schematics
Hardware Verification Procedures
Hardware Verification Results
Hardware Life Cycle Environment Configuration Index
Problem Reports
Hardware Configuration Management Records
Hardware Process Assurance Records
Hardware Tool Qualification Data

.....

7.3.1 Validation Process

.....

7.3.2 Verification Process

.....

7.3.3 Validation and Verification Methods

..
.....
.....
.....

7.4 CONFIGURATION MANAGEMENT PROCESS

..
.....
.....
.....

7.4.1 Configuration Management Objectives

..
.....
.....
.....

7.4.2 Configuration Management Activities

..
.....
.....
.....

7.4.3 Data Control Categories

..
.....
.....
.....

7.5 PROCESS ASSURANCE

..
.....
.....
.....

7.5.1 Process Assurance Objectives

..
.....
.....
.....

7.5.2 Process Assurance Activities

..
.....
.....
.....

7.6 CERTIFICATION LIAISON PROCESS

..
.....

Table 7.4: Data Required for the Final Certification Hardware Review

Data Required for the Final Certification Hardware Review
Hardware Verification Results
Hardware Life Cycle Environment Configuration Index
Hardware Configuration Index
Problem Reports
Hardware Configuration Management Records
Hardware Process Assurance Records
Hardware Accomplishment Summary

7.6.1 Means of Compliance and Planning

7.6.2 Compliance Substantiation

7.7 HARDWARE DESIGN LIFECYCLE DATA

7.7.1 Hardware Plans

7.7.2 Hardware Design Standards and Guidance

7.7.3 Hardware Design Data

7.7.4 Validation and Verification Data

.....

7.7.5 Hardware Acceptance Test Criteria

.....

7.7.6 Problem Reports

.....

7.7.7 Hardware Configuration Management Records

.....

7.7.8 Hardware Process Assurance Records

.....

7.7.9 Hardware Accomplishment Summary

.....

7.8 ADDITIONAL CONSIDERATIONS

.....

7.8.1 Use of Previously Developed Hardware

.....

7.8.2 Commercial Components Usage

.....

7.8.3 Product Service Experience

.....

.....

.....

.....

7.8.4 Tool Assessment and Qualification

.....

.....

.....

.....

Chapter 8

DESIGN LIFECYCLE DATA

8.1 HARDWARE DESIGN LIFECYCLE DATA

Table 8.1: Project Folder

FOLDER	NORMATIVE	TECHNOLOGY
requirements	OMG-2.5.1.	UML
certification	RTCA DO-254	
	IEEE 1735-2014	
quality	ISO 9001-2015	
doc	IEEE 1685-2014	IP-XACT
software	RTCA DO-178C	
src	RTCA DO-178C	
bench	IEEE 1076-2019	VHDL
	IEEE 1800-2017	SystemVerilog
model	IEEE 1076-2019	VHDL
	IEEE 1800-2017	SystemVerilog
	IEEE 1850-2010	PSL
osvvm/uvvm	IEEE 1800.2-2020	UVM
rtl	IEEE 1076-2019	VHDL
	IEEE 1800-2017	SystemVerilog
	IEEE 1850-2010	PSL

8.1.1 HARDWARE PLANS

Table 8.2: Data Required for the Hardware Planning Review

Data Required for the Hardware Planning Review
Plan for Hardware Aspects of Certification
Hardware Design Plan
Hardware Validation Plan
Hardware Verification Plan
Hardware Configuration Management Plan
Hardware Process Assurance Plan
Hardware Process Assurance Records
Hardware Requirements, Design, HDL Code, Validation & Verification, and Archive Standards
Tool Qualification Plans
Supplier Management Plan

.. .. .

.. .. .

.. .. .

.. .. .

8.1.1.1 Plan for Hardware Aspects of Certification

.. .. .

.. .. .

.. .. .

.. .. .

8.1.1.2 Hardware Design Plan

.. .. .

.. .. .

.. .. .

.. .. .

8.1.1.3 Hardware Validation Plan

.. .. .

.. .. .

.. .. .

.. .. .

8.1.1.4 Hardware Verification Plan

.. .. .

.. .. .

.. .. .

.. .. .

8.1.1.5 Hardware Configuration Management Plan

.. .. .

.. .. .

.. .. .

.. .. .

8.1.1.6 Hardware Process Assurance Plan

.. .. .

.. .. .

.. .. .

.. .. .

8.1.2 HARDWARE DESIGN STANDARDS AND GUIDANCE

8.1.2.1 Requirements Standards

8.1.2.2 Hardware Design Standards

8.1.2.3 Validation and Verification Standards

8.1.2.4 Hardware Archive Standards

8.1.3 HARDWARE DESIGN DATA

Table 8.3: Data Required for the Hardware Development Review

Data Required for the Hardware Development Review
Hardware Requirements, Design and HDL Code Standards
Hardware Requirements
Hardware Design Data
HDL or Hardware Design Schematics
Hardware Traceability Data
Hardware Review and Analysis Procedures
Hardware Review and Analysis Results
Hardware Life Cycle Environment Configuration Index
Problem Reports
Hardware Configuration Management Records
Hardware Process Assurance Records
Hardware Tool Qualification Data

8.1.3.1 Hardware Requirements

8.1.3.2 Hardware Design Representation Data

8.1.3.2.1 Conceptual Design Data

8.1.3.2.2 Detailed Design Data

8.1.3.2.2.1 Top-Level Drawing

8.1.3.2.2.2 Assembly Drawings

8.1.3.2.2.3 Installation Control Drawings

8.1.3.2.2.4 Hardware/Software Interface Data

8.1.4 VALIDATION AND VERIFICATION DATA

Table 8.4: Data Required for the Hardware Verification Review

Data Required for the Hardware Verification Review
Hardware Requirements Data
Hardware Design Representation Data
HDL or Hardware Design Schematics
Hardware Verification Procedures
Hardware Verification Results
Hardware Life Cycle Environment Configuration Index

Data Required for the Hardware Verification Review

Problem Reports

Hardware Configuration Management Records

Hardware Process Assurance Records

Hardware Tool Qualification Data

8.1.4.1 Traceability Data

8.1.4.2 Review and Analysis Procedures

8.1.4.3 Review and Analysis Results

8.1.4.4 Test Procedures

8.1.4.5 Test Results

8.1.5 HARDWARE ACCEPTANCE TEST CRITERIA

8.1.6 PROBLEM REPORTS

8.1.7 HARDWARE CONFIGURATION MANAGEMENT RECORDS

8.1.8 HARDWARE PROCESS ASSURANCE RECORDS

8.1.9 HARDWARE ACCOMPLISHMENT SUMMARY

Table 8.5: Data Required for the Final Certification Hardware Review

Data Required for the Final Certification Hardware Review
Hardware Verification Results
Hardware Life Cycle Environment Configuration Index
Hardware Configuration Index
Problem Reports
Hardware Configuration Management Records
Hardware Process Assurance Records
Hardware Accomplishment Summary

8.2 SOFTWAREWARE DESIGN LIFECYCLE DATA