
Neural Turing Machine - OpenNN

QueenField



Paco Reina Campo



Open Neural Network.

Contents

1	INT	rodi	UCTION 11
	1.1	BEST	PRACTICES
		1.1.1	Hardware
			1.1.1.1 ASIC
			1.1.1.2 FPGA
		1.1.2	Software
			1.1.2.1 MSP430
			1.1.2.1.1 MSP430 Tests
			1.1.2.1.2 MSP430 Bare Metal
			1.1.2.1.3 MSP430 Operating System
			1.1.2.1.3.1 GNU Linux
			1.1.2.1.3.2 GNU Hurd
			1.1.2.1.4 MSP430 Distribution
			1.1.2.1.4.1 GNU Debian
			1.1.2.1.4.2 GNU Fedora
			1.1.2.1.4.2 GNO Fedora
			1.1.2.2 OpenRISC
			1.1.2.2.2 OpenRISC Bare Metal
			1.1.2.2.3 OpenRISC Operating System
			1.1.2.2.3.1 GNU Linux
			1.1.2.2.3.2 GNU Hurd
			1.1.2.2.4 OpenRISC Distribution
			1.1.2.2.4.1 GNU Debian
			1.1.2.2.4.2 GNU Fedora
			1.1.2.3 RISC-V
			1.1.2.3.1 RISC-V Tests
			1.1.2.3.2 RISC-V Bare Metal
			1.1.2.3.3 RISC-V Operating System
			1.1.2.3.3.1 GNU Linux
			1.1.2.3.3.2 GNU Hurd
			1.1.2.3.4 RISC-V Distribution
			1.1.2.3.4.1 GNU Debian
			1.1.2.3.4.2 GNU Fedora
	1.2	OPEN	SOURCE PHILOSOPHY
		1.2.1	Open Source Hardware
			1.2.1.1 MSP430 Processing Unit
			1.2.1.2 OpenRISC Processing Unit
			1.2.1.3 RISC-V Processing Unit
		1.2.2	Open Source Software
			1.2.2.1 MSP430 GNU Compiler Collection
			1.2.2.2 OpenRISC GNU Compiler Collection
			1.2.2.3 RISC-V GNU Compiler Collection
	1.3	INSTI	RUCTION SET ARCHITECTURE
		1.3.1	RISC-V ISA
			1.3.1.1 ISA Bases
			1.3.1.1.1 RISC-V 32
			1.3.1.1.2 RISC-V 64
			1.3.1.1.2 RISC-V 128

			1.3.1.2	ISA Ext	ensions										 	 24
				1.3.1.2.1	Standard E	extension	for	Integ	ger M	ultiply	and	Divid	е		 	 24
				1.3.1.2.2	Standard E	extension	for	Ator	nic In	struct	ions				 	 25
				1.3.1.2.3	Standard E	xtension	for	Sing	le-Pre	ecision	Float	ing-P	oint		 	 26
				1.3.1.2.4	Standard E											
			1.3.1.3	ISA Mo	des							_				28
				1.3.1.3.1	RISC-V Us											28
				1.3.1.3.2	RISC-V Su											28
				1.3.1.3.3	RISC-V Hy	-										28
				1.3.1.3.4	RISC-V Ma	-										28
		1.3.2														29
		1.0.2	1.3.2.1		ses											$\frac{29}{29}$
				1.3.2.1.1	OpenRISC											29
				1.3.2.1.1 $1.3.2.1.2$	OpenRISC											29
				1.3.2.1.2 $1.3.2.1.3$	OpenRISC											29
					ensions											$\frac{29}{29}$
			1.3.2.2 1.3.2.3													
					des											29
				1.3.2.3.1	OpenRISC											29
				1.3.2.3.2	OpenRISC	-										29
				1.3.2.3.3	OpenRISC											29
				1.3.2.3.4	OpenRISC											30
		1.3.3	MSP43													30
			1.3.3.1		ses											30
				1.3.3.1.1	MSP430 32											30
				1.3.3.1.2	MSP430 64										 	 30
				1.3.3.1.3	MSP430 12	8									 	 30
			1.3.3.2	ISA Ext	ensions										 	 30
			1.3.3.3	ISA Mo	$des \dots$										 	 30
				1.3.3.3.1	MSP430 U	ser									 	 30
				1.3.3.3.2	MSP430 St	ıpervisor	٠								 	 30
				1.3.3.3.2 1.3.3.3.3	MSP430 St MSP430 H	-										$\frac{30}{31}$
						ypervisoi	r								 	
				1.3.3.3.3	MSP430 H	ypervisoi	r								 	 31
f 2			OLOG	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M	ypervison achine	r								 	 31 31 32
f 2			OLOG	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H	ypervison achine	r								 	 31 31 32
2	2.1		OLOG ements	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M	ypervison achine	r								 	 31 31 32 32
2	2.1	Requir	OLOG ements	1.3.3.3.3 1.3.3.3.4 Y 	MSP430 H	ypervison achine 	r								 	 31 31 32 32 33
2	2.1	Requir	OLOG ements Structu	1.3.3.3.3 1.3.3.3.4 Y 	MSP430 H MSP430 M	ypervison achine	r									 31 31 32 32 33 33
2	2.1	Requir	OLOG ements Structu 2.1.1.1	1.3.3.3.3 1.3.3.3.4 Y ural UML of Class di Compon	MSP430 H MSP430 M 	ypervisor achine	r									 31 31 32 32 33 33
2	2.1	Requir	OLOG ements Structu 2.1.1.1 2.1.1.2	1.3.3.3.3 1.3.3.3.4 Y ural UML of Class di Compor Compos	MSP430 H MSP430 M 	ypervisor achine	r									 31 31 32 32 33 33 33
2	2.1	Requir	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams	ypervisor achine	r									 31 31 32 32 33 33 33 33
2	2.1	Requir	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram aent diagram ite diagram nent diagram diagram	ypervisor achine	r									 31 31 32 33 33 33 33 33
2	2.1	Requir	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M 	ypervisor achine	r							· · · · · · · · · · · · · · · · · · ·		31 32 32 33 33 33 33 34
2	2.1	Requir 2.1.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram nent diagram ite diagram nent diagram diagram diagram	ypervisor achine	·							· · · · · · · · · · · · · · · · · · ·		31 31 32 33 33 33 33 34 34 34
2	2.1	Requir	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram nent diagram ite diagram nent diagram diagram diagram diagram	ypervisor achine	r									31 31 32 33 33 33 33 34 34 34 34
2	2.1	Requir 2.1.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavid 2.1.2.1	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram ent diagram ite diagram ent diagram diagram diagram d	ypervisor achine										31 32 32 33 33 33 33 34 34 34 34 34
2	2.1	Requir 2.1.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram ent diagram ite diagram ent diagram diagram diagram diagram diagram	ypervisor achine	· · · · · · · · · · · · · · · · · · ·									31 32 32 33 33 33 34 34 34 34 34 34
2	2.1	Requir 2.1.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram ent diagram ite diagram ent diagram diagram diagram diagram diagram diagram diagram	ypervisor achine										31 32 32 33 33 33 34 34 34 34 34 34 34
2	2.1	Requir 2.1.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M MSP430 M diagrams agram ent diagram ite diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram	ypervisor achine										31 31 32 33 33 33 33 34 34 34 34 34 34 34 34
2	2.1	Requir 2.1.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M MSP430 M diagrams agram nent diagram ite diagram	ypervisor achine gram										31 31 32 32 33 33 33 34 34 34 34 34 34 34 34 34
2	2.1	Requir 2.1.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram hent diagram hent diagram	ypervisor achine gram										31 31 32 32 33 33 33 34 34 34 34 34 34 34 34 34 34
2	2.1	Requir 2.1.1 2.1.2	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram ent diagram ite diagram	ypervisor achine gram										31 31 32 32 33 33 33 34 34 34 34 34 34 34 35 35
2	2.1	Requir 2.1.1 2.1.2 Softwa	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram eent diagram ite diagram	ypervisor achine										31 31 32 32 33 33 33 33 34 34 34 34 34 34 35 35 35 35
2	2.1	Requir 2.1.1 2.1.2 Softwa 2.2.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re Matlab	1.3.3.3.3 1.3.3.3.4 Y Class di Comport Compost Deployn Object of Package Profile of Oral UML Activity Commut Interact Sequence State di Timing Use diag	MSP430 H MSP430 M diagrams agram ent diagram ite diagram	ypervisor achine										31 31 32 33 33 33 33 34 34 34 34 34 34 35 35 35 35 35
2	2.1	Requir 2.1.1 2.1.2 Softwa 2.2.1 2.2.2	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re Matlab Rust L	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram nent diagram ite diagram	ypervisor achine gram										31 31 32 32 33 33 33 33 34 34 34 34 34 34 35 35 35 35 35 35
2	2.1 2.2 2.3	Requir 2.1.1 2.1.2 Softwa 2.2.1 2.2.2 Source	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re Matlab Rust L	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram nent diagram nent diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram giagram diagram diagram diagram diagram diagram diagram	ypervisor achine gram										31 31 32 32 33 33 33 34 34 34 34 34 34 35 35 35 35 35 35
2	2.1 2.2 2.3	Requir 2.1.1 2.1.2 Softwa 2.2.1 2.2.2 Source 2.3.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re Matlab Rust L Ada La	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram hent diagram hent diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram gion diagram diagram diagram	ypervisor achine gram										31 31 32 32 33 33 33 33 34 34 34 34 34 34 35 35 35 35 35 35 35 35 35 35 35 35 35
2	2.2 2.3	Requir 2.1.1 2.1.2 Softwa 2.2.1 2.2.2 Source 2.3.1 2.3.2	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re Matlab Rust L Ada La C Lang	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram nent diagram nent diagram diagram diagram diagram diagram diagram diagram diagram adiagram diagram diagram diagram diagram diagram diagram diagram	ypervisor achine gram										31 31 32 32 33 33 33 33 34 34 34 34 34 34 35 35 35 35 35 35 35 35 35
2	2.1 2.2 2.3 2.4	Requir 2.1.1 2.1.2 Softwa 2.2.1 2.2.2 Source 2.3.1 2.3.2 Model	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re Matlab Rust L Ada La C Lang	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram ment diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram e diagram agram agram diagram diagram diagram diagram diagram diagram diagram diagram diagram	ypervisor achine gram										31 31 32 32 33 33 33 33 34 34 34 34 34 35 35 35 35 35 35 35 35 35
2	2.1 2.2 2.3 2.4	Requir 2.1.1 2.1.2 Softwa 2.2.1 2.2.2 Source 2.3.1 2.3.2 Model 2.4.1	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re Matlab Rust L Ada La C Lang VHDL	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram ent diagram ite diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram gram diagram diagram diagram diagram diagram diagram diagram	ypervisor achine										31 31 32 32 33 33 33 33 33 34 34 34 34 34 34 35 35 35 35 35 35 35 35 35 35 35 35 35
2	2.1 2.2 2.3 2.4	Requir 2.1.1 2.1.2 Softwa 2.2.1 2.2.2 Source 2.3.1 2.3.2 Model 2.4.1 2.4.2	OLOG ements Structu 2.1.1.1 2.1.1.2 2.1.1.3 2.1.1.4 2.1.1.5 2.1.1.6 2.1.1.7 Behavi 2.1.2.1 2.1.2.2 2.1.2.3 2.1.2.4 2.1.2.5 2.1.2.6 2.1.2.7 re Matlab Rust L Ada La C Lang VHDL Verilog	1.3.3.3.3 1.3.3.3.4 Y	MSP430 H MSP430 M diagrams agram ment diagram diagram diagram diagram diagram diagram diagram diagram diagram diagram e diagram agram agram diagram diagram diagram diagram diagram diagram diagram diagram diagram	ypervisor achine gram										31 31 32 32 33 33 33 34 34 34 34 34 35 35 35 35 35 35 35 35 35

	2.5.1	VHDL Language	36
	2.5.2	Verilog Language	36
2.6	Design	n	36
	_		36
			36
2.7			37
2.,			37
	2.1.1		37
			37
			37
	2.7.2		37
		<u> </u>	38
		2.7.2.2 UVM Driver	38
		2.7.2.3 UVM Environment	38
		2.7.2.4 UVM Monitor	38
		2.7.2.5 UVM Scoreboard	38
			38
		•	38
		•	39
			39
			39
2.0	0 11		39
_	•	v	39
2.9	Certifi	ication	39
2.10	Docum	mentation	39
			40
3.1	INTE	RFACE	40
	3.1.1	Instruction Cache	40
		3.1.1.1 Instruction Inputs/Outputs AMBA4 AXI-Lite Bus	40
		3.1.1.1.1 Signals of the Read and Write Address channels	40
			41
		· ·	41
			41
			42
	219	- , -	42
	3.1.2		43
		- , -	
		3.1.2.1.1 Signals of the Read and Write Address channels	
			43
		9	43
			44
			44
3.2	FUNC	CTIONALITY	45
	3.2.1	Structure	45
		3.2.1.1 Traditional Computing Classes	45
			45
			46
			47
	3 2 2		47
	0.2.2		48
		1 1	48
		1 0	
		1 1 0	48
			48
		1 0	49
			49
		•	49
		3.2.2.1.7 logical operations	50
		3.2.2.1.8 pima indians diabetes	50
		oizizito pinno manono anosocos i i i i i i i i i i i i i i i i i i i	
		•	51
		•	
	PRO 3.1	2.5.2 2.6 Design 2.6.1 2.6.2 2.7 Verific 2.7.1 2.7.2 2.8 Qualit 2.9 Certif 2.10 Docur PROJEC' 3.1 INTE 3.1.1 3.1.2	2.5.2 Verilog Language 2.6.1 VIIDL Language 2.6.1 VIIDL Language 2.7 Verification 2.7.1 OSVVM-VHDL. 2.7.1.1 OSVVM Checker 2.7.1.2 OSVVM Stimulus 2.7.1.3 OSVVM Testbench 2.7.2 UVM-Verilog 2.7.2.1 UVM Agent 2.7.2.2 UVM Driver 2.7.2.3 UVM Environent 2.7.2.4 UVM Monitor 2.7.2.4 UVM Sequence 2.7.2.4 UVM Sequence 2.7.2.5 UVM Sequence 2.7.2.6 UVM Sequence 2.7.2.7 UVM Sequence 2.7.2.9 UVM Steptiser 2.7.2.9 UVM Testbench 2.7.2.9 UVM Testbench 2.7.2.1 UVM Testbench 3.1.1.1 Signals of the Read and Write Data channels 3.1.1.1.3 Signals of the Read and Write Data channels 3.1.1.1 Signals of the Write Response channel 3.1.1.1 Instruction Inputs/Outputs AMBA3 AHB-Lite Bus 3.1.1.1 Instruction Inputs/Outputs AMBA3 AHB-Lite Bus 3.1.1.1 Signals of the Read and Write Data channels 3.1.1.2 Instruction Inputs/Outputs AMBA3 AHB-Lite Bus 3.1.2.1 Signals of the Read and Write Data channels 3.1.2.1 Signals of the Read and Write Data channels 3.1.2.1 Signals of the Read and Write Data channels 3.1.2.1 Testinction Inputs/Outputs AMBA3 AHB-Lite Bus 3.1.2.1 Signals of the Read and Write Data channels 3.1.2.1 Signals of the Read and Write Data channels 3.1.2.2 Signals of the Read and Write Data channels 3.1.2.3 Data Inputs/Outputs AMBA3 AHB-Lite Bus 3.1.2.1 Signals of the Write Response channel 3.1.2.2 Data Inputs/Outputs AMBA3 AHB-Lite Bus 3.1.2.3 Data Cache 3.2.2.1 Signals of the Write Response channel 3.2.2.1 Signals of

	3.2.2.1.12	leukemia	52
	3.2.2.1.13	pollution forecasting	52
	3.2.2.1.14	temperature forecasting	52
	3.2.2.1.15	mnist	53
	3.2.2.2 Neural	Turing Machine	53
	3.2.2.2.1	PU-NTM	
	3.2.2.2.2	SoC-NTM	54
	3.2.2.2.3	MPSoC-NTM	
		ntiable Neural Computer	
	3.2.2.3.1	PU-DNC	
	3.2.2.3.2	SoC-DNC	
	3.2.2.3.3	MPSoC-DNC	
	5.4 INTERRECT HONS		50
4	ORGANIZATION		57
_		PUTING	
		hanics	
		Wewton Law	
		Newton Law	
		Newton Law	
		rmation	
		onal Bit	
		onal Logic Gate	
	4.1.2.2 11adit		
		Traditional YES/NOT Gate	
	4.1.2.2.2	Traditional AND/NAND Gate	
	4.1.2.2.3	Traditional OR/NOR Gate	
	4.1.2.2.4	Traditional XOR/XNOR Gate	
		onal Combinational Logic	
	4.1.2.3.1	Traditional Arithmetic Circuits	
	4.1.2.3.2	Traditional Logic Circuits	
		onal Finite State Machine	
		onal Pushdown Automaton	
		ral Network	
		onal Feedforward Neural Network	
		onal Long Short Term Memory Neural Network	
	4.1.3.3 Traditi	onal Transformer Neural Network	59
	4.1.4 Traditional Turi	ng Machine	59
	4.1.4.1 Traditi	onal Neural Turing Machine	59
	4.1.4.1.1	Traditional Feedforward Neural Turing Machine	59
	4.1.4.1.2	Traditional LSTM Neural Turing Machine	59
	4.1.4.1.3	Traditional Transformer Neural Turing Machine	59
	4.1.4.2 Traditi	onal Differentiable Neural Computer	60
	4.1.4.2.1	Traditional Feedforward Differentiable Neural Computer	60
	4.1.4.2.2	Traditional LSTM Differentiable Neural Computer	60
	4.1.4.2.3	Traditional Transformer Differentiable Neural Computer	
	4.1.5 Traditional Com	aputer Architecture	60
		onal von Neumann Architecture	
	4.1.5.1.1	Traditional Control Unit	
	4.1.5.1.2	Traditional ALU	
	4.1.5.1.3	Traditional Memory Unit	
	4.1.5.1.4	Traditional I/O Unit	
		Sonal Harvard Architecture	
	4.1.5.2.1	Traditional Control Unit	
	4.1.5.2.2	Traditional ALU	
	4.1.5.2.3	Traditional Memory Unit	
	4.1.5.2.4	Traditional I/O Unit	
		anced Computer Architecture	
		conal Processing Unit	
	4.1.6.1 Tradio 4.1.6.1.1	Traditional SISD	
	4.1.0.1.1	Traditional SIMD	61
	4 1 0 1 2	LIACHAONAL AUVILI	n I

			4.1.6.1.3 Traditional MISD
			4.1.6.1.4 Traditional MIMD
			4.1.6.2 Traditional System on Chip
			4.1.6.2.1 Traditional Bus on Chip
			4.1.6.2.2 Traditional Network on Chip
			4.1.6.3 Traditional Multi-Processor System on Chip
	4.2	TRAD	ITIONAL CLASSES
	1.2	4.2.1	Traditional Philosophers
		4.2.1 $4.2.2$	Traditional Soldier
		4.2.2	Traditional Workers
		4.2.3	Traditional Workers
5	WO	RKFL	OW
J	5.1		WARE WORKFLOW
	0.1	5.1.1	Front-End Open Source Tools
		0.1.1	5.1.1.1 Modeling System Level of Hardware
			9 1
			5.1.1.3 Verifying System Level of Hardware
			5.1.1.4 Describing Register Transfer Level of Hardware
			5.1.1.5 Simulating Register Transfer Level of Hardware
			5.1.1.6 Synthesizing Register Transfer Level of Hardware 67
			5.1.1.7 Optimizing Register Transfer Level of Hardware
			5.1.1.8 Verifying Register Transfer Level of Hardware
		5.1.2	Back-End Open Source Tools
			5.1.2.1 Planning Switch Level of Hardware
			5.1.2.2 Placing Switch Level of Hardware
			5.1.2.3 Timing Switch Level of Hardware
			5.1.2.4 Routing Switch Level of Hardware
			5.1.2.5 Simulating Switch Level of Hardware
			5.1.2.6 Verifying Switch Level of Hardware LVS
			5.1.2.7 Checking Switch Level of Hardware DRC
			5.1.2.8 Printing Switch Level of Hardware GDS
	5.2	SOFT	WARE WORKFLOW
	5.2	5.2.1	Back-End Open Source Tools
		0.2.1	5.2.1.1 MSP430
			5.2.1.1.2 MSP430 GNU Go
			5.2.1.2 OpenRISC
			5.2.1.2.1 OpenRISC GNU C/C++
			5.2.1.2.2 OpenRISC GNU Go
			5.2.1.3 RISC-V
			5.2.1.3.1 RISC-V GNU C/C++
			5.2.1.3.2 RISC-V GNU Go
		5.2.2	Front-End Open Source Tools
			5.2.2.1 MSP430
			5.2.2.1.1 Hardware Engineers Compiler
			5.2.2.1.2 Software Engineers Compiler
			5.2.2.2 OpenRISC
			5.2.2.2.1 Hardware Engineers Compiler
			5.2.2.2.2 Software Engineers Compiler
			5.2.2.3 RISC-V
			5.2.2.3.1 Hardware Engineers Compiler: Spike
			5.2.2.3.2 Software Engineers Compiler: QEMU
			5.2.2.5.2 Software Engineers Compiler. GENTO
6	OII	ΔΙΙΤΎ	ASSURANCE 77
J	6.1	SCOP	
	6.2		ATIVE REFERENCE
	6.3		
	6.4		EXT OF THE ORGANIZATION
		6.4.1	Understanding the organization and itsortext
		6.4.2	Understanding the needs and expectations of interested parties
		6.4.3	Determining the scope of the quality management system

	6.4.4	Quality 1	management system and its processes	78
6.5	LEAD	ERSHIP		78
	6.5.1	Leadersh	nip and commitment	78
		6.5.1.1	General	78
		6.5.1.2	Customer focus	
	6.5.2	Policy .		78
		6.5.2.1	Establishing the quality policy	78
		6.5.2.2	Communicating the quality policy	79
	6.5.3	Organiza	ational roles, responsibilities and authorities	
6.6	PLAN		· · · · · · · · · · · · · · · · · · ·	
	6.6.1		to address risks and opportunities	
	6.6.2		objectives and planning to achieve them	
	6.6.3		g of changes	
6.7	SUPPO			
	6.7.1	Resource	es	79
		6.7.1.1	General	
		6.7.1.2	People	
		6.7.1.3	Infrastructure	
		6.7.1.4	Environment for the operation of process	
			Monitoring and measuring resources	
			.7.1.5.1 General	
			.7.1.5.2 Measurement traceability	
		6.7.1.6	Organizational knowledge	
	6.7.2		ence	
	6.7.3	-	SSS	
	6.7.4		nication	
	6.7.5		nted information	
	0.1.0	6.7.5.1	General	
		6.7.5.2	Creating and updating	
		6.7.5.2	Control of documented information	
6.8	OPER			
0.0	6.8.1		onal planning and control	
	6.8.2		ments for products and services	
	0.0.2	6.8.2.1	Customer communication	
		6.8.2.2	Determining the requirements for products and services	
		6.8.2.2	Review of the requirements for products and services	
		6.8.2.4	Changes to requirements for products and services	
	6.8.3		and development of products and services	
	0.0.5	6.8.3.1	General	
		6.8.3.2	Design and development planning	
		6.8.3.3	Design and development inputs	
		6.8.3.4	Design and development controls	
		6.8.3.5	Design and development outputs	
	6.8.4		of externally provided processes, products and services	
	0.0.4	6.8.4.1	General	
		6.8.4.2	Type and extent of control	
		6.8.4.3	Information for external providers	
	6.8.5		ion and service provision	
	0.0.0	6.8.5.1	Control of production and service provision	
		6.8.5.2	Identification and traceability	
		6.8.5.3	Property belonging to customers or external providers	
		6.8.5.4	Preservation	
		6.8.5.5	Post-delivery activities	
		6.8.5.6	Control of changes	
	6.8.6		of products and services	
	6.8.7		of nonconforming outputs	
6.9			OF HORCOHOFFHING OUTPUTS	
0.9			ing, measurement, analysis and evaluation	
	6.9.1	6.9.1.1	General	
		6.9.1.1 $6.9.1.2$	Customer satisfaction	
			Analysis and evaluation	
		U.U.I.U	4110017010 0010 070010001011	04

		6.9.2	Internal audit	85
		6.9.3	Management review	85
		0.0.0	6.9.3.1 General	
			6.9.3.2 Management review inputs	
			6.9.3.3 Management review outputs	
	6.10	IMPR	OVEMENT	85
		6.10.1	General	85
			Nonconformity and corrective action	
		0.10.3	Continual improvement	00
-	CDI	mini	NATION	0.0
7			CATION	86
	7.1	PLAN	NING PROCESS	
		7.1.1	Planning Process Objectives	86
		7.1.2	Planning Process Activities	86
	7.2	HARD	WARE DESIGN PROCESS	
	1.2	7.2.1	Requirements Capture Process	
		7.2.2	Conceptual Design Process	87
		7.2.3	Detailed Design Process	87
		7.2.4	Implementation Process	87
		7.2.5	Production Transition	87
		7.2.6	Acceptance Test	88
		7.2.7		88
	- 0		Series Production	
	7.3		ATION AND VERIFICATION PROCESS	88
		7.3.1	Validation Process	88
		7.3.2	Verification Process	88
		7.3.3	Validation and Verification Methods	89
	7.4		IGURATION MANAGEMENT PROCESS	
	1.1	7.4.1	Configuration Management Objectives	
		7.4.2	Configuration Management Activities	89
		7.4.3	Data Control Categories	89
	7.5	PROC	ESS ASSURANCE	89
		7.5.1	Process Assurance Objectives	89
		7.5.2	Process Assurance Activities	89
	7.6		FICATION LIAISON PROCESS	89
	7.0			
		7.6.1	Means of Compliance and Planning	90
		7.6.2	Compliance Substantiation	
	7.7	HARD	WARE DESIGN LIFECYCLE DATA	90
		7.7.1	Hardware Plans	90
		7.7.2	Hardware Design Standards and Guidance	90
		7.7.3	Hardware Design Data	90
			Validation and Verification Data	
		7.7.4		91
		7.7.5	Hardware Acceptance Test Criteria	91
		7.7.6	Problem Reports	91
		7.7.7	Hardware Configuration Management Records	91
		7.7.8	Hardware Process Assurance Records	91
		7.7.9	Hardware Accomplishment Summary	91
	7.8		FIONAL CONSIDERATIONS	91
	1.0			
		7.8.1	Use of Previously Developed Hardware	91
		7.8.2	Commercial Components Usage	91
		7.8.3	Product Service Experience	92
		7.8.4	Tool Assessment and Qualification	92
			•	
8	HAI	RDWA	RE DESIGN LIFECYCLE DATA	93
O				93
	8.1			
		8.1.1	Plan for Hardware Aspects of Certification	93
		8.1.2	Hardware Design Plan	94
		8.1.3	Hardware Validation Plan	94
		8.1.4	Hardware Verification Plan	94
		8.1.5	Hardware Configuration Management Plan	94
		8.1.6	Hardware Process Assurance Plan	
	0.0		WARE DESIGN STANDARDS AND GUIDANCE	94
	8.2	HAKL	WADE DESIGN STANDARDS AND GUIDANCE	94

	8.2.1	Requirements Standards	94
	8.2.2	Hardware Design Standards	94
	8.2.3	Validation and Verification Standards	94
	8.2.4	Hardware Archive Standards	95
8.3	HARI	OWARE DESIGN DATA	95
	8.3.1	Hardware Requirements	95
	8.3.2	Hardware Design Representation Data	
		8.3.2.1 Conceptual Design Data	
		8.3.2.2 Detailed Design Data	
		8.3.2.2.1 Top-Level Drawing	
		8.3.2.2.2 Assembly Drawings	
		8.3.2.2.3 Installation Control Drawings	
		8.3.2.2.4 Hardware/Software Interface Data	
8.4	VALII	DATION AND VERIFICATION DATA	
	8.4.1	Traceability Data	
	8.4.2	Review and Analysis Procedures	
	8.4.3	Review and Analysis Results	
	8.4.4	Test Procedures	
	8.4.5	Test Results	
8.5	HARI	OWARE ACCEPTANCE TEST CRITERIA	
8.6		BLEM REPORTS	
8.7		OWARE CONFIGURATION MANAGEMENT RECORDS	
8.8		OWARE PROCESS ASSURANCE RECORDS	
8.9		OWARE ACCOMPLISHMENT SUMMARY	

List of Tables

1.1	RV321: Base Integer Instruction Set (32 bit)	22
1.2	RV64I : Base Integer Instruction Set (64 bit)	23
1.3	RV32M : Standard Extension for Integer Multiply and Divide (32 bit)	24
1.4	RV64M: Standard Extension for Integer Multiply and Divide (64 bit)	24
1.5	RV32A : Standard Extension for Atomic Instructions (32 bit)	25
1.6	RV64A: Standard Extension for Atomic Instructions (64 bit)	25
1.7	RV32F : Standard Extension for Single-Precision Floating-Point (32 bit)	26
1.8	RV64F: Standard Extension for Single-Precision Floating-Point (64 bit)	27
1.9	RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)	27
1.10	RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)	28
2.1	Hardware DevOps	32
3.1	Signals of the Read and Write Address channels	40
3.2	Signals of the Read and Write Data channels	41
3.3	Signals of the Write Response channel	41
3.4	Instruction Inputs/Outputs AMBA3 AHB-Lite Bus	42
3.5	Instruction Inputs/Outputs Wishbone Bus	42
3.6	Signals of the Read and Write Address channels	
3.7	Signals of the Read and Write Data channels	43
3.8	Signals of the Write Response channel	44
3.9	Data Inputs/Outputs AMBA3 AHB-Lite Bus	44
3.10	Data Inputs/Outputs Wishbone Bus	44
7.1	Data Required for the Hardware Planning Review	86
7.2	Data Required for the Hardware Development Review	87
7.3	Data Required for the Hardware Verification Review	88
7.4	Data Required for the Final Certification Hardware Review	90
8.1	Data Required for the Hardware Planning Review	93
8.2	Data Required for the Hardware Development Review	95
8.3	Data Required for the Hardware Verification Review	
8.4	Data Required for the Final Certification Hardware Review	98

List of Figures

2.1	Project Workflow	32
2.2	UML Diagrams Overview	33
2.3	OSVVM Diagram Overview	37
2.4	UVM Diagram Overview	38
5.1	Front-End	65
5.2	Back-End	69

Chapter 1

INTRODUCTION

A Multi-Processor System on Chip (MPSoC) is a System on Chip (SoC) which includes multiple Processing Units (PU). As such, it is a Multi-Core System-on-Chip. All PUs are linked to each other by a Network on Chip (NoC). These technologies meet the performance needs of multimedia applications, telecommunication architectures or network security.

OpenNN is a software library written in C++ for advanced analytics. It implements neural networks, the most successful machine learning method.

- The main advantage of OpenNN is its high performance.
- This library outstands in terms of execution speed and memory allocation. It is constantly optimized and parallelized in order to maximize its efficiency.
- Some typical applications of OpenNN are business intelligence (customer segmentation, churn prevention...), health care (early diagnosis, microarray analysis...) and engineering (performance optimization, predictive maitenance...).

The documentation is composed by tutorials and examples to offer a complete overview about the library.

- The documentation can be found at the official OpenNN site.
- CMakeLists.txt are build files for CMake, it is also used by the CLion IDE.
- The .pro files are project files for the Qt Creator IDE, which can be downloaded from its site. Note that OpenNN does not make use of the Qt library.

OpenNN is developed by Artelnics, a company specialized in artificial intelligence.

1.1 BEST PRACTICES
1.1.1 Hardware
cd synthesis/yosys source synthesize.sh

1.1.1.1 ASIC
type:
cd synthesis/qflow source flow.sh
1.1.1.2 FPGA
type:
cd synthesis/symbiflow source flow.sh
1.1.2 Software
1.1.2.1 MSP430
1.1.2.1.1 MSP430 Tests
1.1.2.1.2 MSP430 Bare Metal
1.1.2.1.3 MSP430 Operating System

1.1.2.1.3.1 GNU Linux	
1.1.2.1.3.2 GNU Hurd	
1.1.2.1.4 MSP430 Distribution	
1.1.2.1.4.1 GNU Debian	
1.1.2.1.4.2 GNU Fedora	
1.1.2.1.4.2 GNU redora	
1.1.2.2 OpenRISC	
1.1.2.2.1 OpenRISC Tests	
1.1.2.2.2 OpenRISC Bare Metal	
1.1.2.2.3 OpenRISC Operating System	
1.1.2.2.3.1 GNU Linux	
1 1 2 2 2 2 CNII Hund	
1.1.2.2.3.2 GNU Hurd	

1.1.2.2.4 OpenRISC Distribution
1.1.2.2.4.1 GNU Debian
1.1.2.2.4.2 GNU Fedora
1.1.2.3 RISC-V
1.1.2.3.1 RISC-V Tests
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
onfor 1 mm / of o/ 1 mm / of o/ o mm / o mm /
rm -rf tests
rm -rf riscv-tests
mkdir tests
mkdir tests/dump mkdir tests/hex
mixtii 00000/ nex
git clonerecursive https://github.com/riscv/riscv-tests
cd riscv-tests
autoconf
./configureprefix=/opt/riscv-elf-gcc/bin
make
cd isa
Cu 15u
source//elf2hex.sh
mv *.dump//tests/dump
mv *.hex//tests/hex
cd
cu
make clean
elf2hex.sh:

```
riscv64-unknown-elf-objcopy -0 ihex rv32mi-p-breakpoint rv32mi-p-breakpoint.hex
riscv64-unknown-elf-objcopy -0 ihex rv32mi-p-csr rv32mi-p-csr.hex
riscv64-unknown-elf-objcopy -0 ihex rv64um-v-remw rv64um-v-remw.hex
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
spike rv32mi-p-breakpoint
spike rv32mi-p-csr
. . .
spike rv64um-v-remw
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ..... .. ...
....... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
type:
rm -rf hello_c.elf
rm -rf hello_c.hex
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
riscv64-unknown-elf-gcc -o hello_c.elf hello_c.c
riscv64-unknown-elf-objcopy -O ihex hello_c.elf hello_c.hex
.. ..... ..... .... .... ... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ..... .. .....
C Language:
#include <stdio.h>
int main() {
 printf("Hello QueenField!\n");
 return 0;
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
spike pk hello_c.elf
... ..... .. ....
type:
rm -rf hello_cpp.elf
```

```
rm -rf hello_cpp.hex
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
riscv64-unknown-elf-g++ -o hello_cpp.elf hello_cpp.cpp
riscv64-unknown-elf-objcopy -O ihex hello_cpp.elf hello_cpp.hex
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... 
... ..... .. ....
C++ Language:
#include <iostream>
int main() {
   std::cout << "Hello QueenField!\n";</pre>
    return 0;
}
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
spike pk hello_cpp.elf
.. ...... ..... ..... ..... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
type:
rm -rf hello_go.elf
rm -rf hello go.hex
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
export PATH=/opt/riscv-go/bin:${PATH}
GOOS=linux GOARCH=riscv64 go build -o hello_go.elf hello_go.go
riscv64-unknown-elf-objcopy -O ihex hello_go.elf hello_go.hex
... ..... .. ....
Go Language:
package main
import "fmt"
func main() {
    fmt.Println("Hello QueenField!")
}
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
......
... ..... .. ....
```

1.1.2.3.3 RISC-V Operating System
1.1.2.3.3.1 GNU Linux
Building BusyBox
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
git clonerecursive https://git.busybox.net/busybox
cd busybox
make CROSS_COMPILE=riscv64-unknown-linux-gnu- defconfig
make CROSS_COMPILE=riscv64-unknown-linux-gnu-
Building Linux
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
git clonerecursive https://github.com/torvalds/linux
cd linux
make ARCH=riscv CROSS_COMPILE=riscv64-unknown-linux-gnu- defconfig
make ARCH=riscv CROSS_COMPILE=riscv64-unknown-linux-gnu-
Running Linux
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
qemu-system-riscv64 -nographic -machine virt \
-kernel Image -append "root=/dev/vda ro console=ttyS0" \
-drive file=busybox,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0
Running Linux RISC-V 32 bit with Buildroot
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
git clonerecursive https://github.com/buildroot/buildroot

```
cd buildroot
make qemu_riscv32_virt_defconfig
make
qemu-system-riscv32 \
-M virt \
-nographic \
-bios output/images/fw_jump.elf \
-kernel output/images/Image \
-append "root=/dev/vda ro" \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device, netdev=net0
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
Running Linux RISC-V 64 bit with Buildroot
type:
export PATH=/opt/riscv-elf-gcc/bin:${PATH}
git clone --recursive https://github.com/buildroot/buildroot
cd buildroot
make qemu_riscv64_virt_defconfig
make
qemu-system-riscv64 \
-M virt \
-nographic \
-bios output/images/fw jump.elf \
-kernel output/images/Image \
-append "root=/dev/vda ro" \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device, netdev=net0
.. ..... ..... ..... ..... .. ...... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... 
... ..... .. ....
...... .. .. ... ... ... ... ... ... ... ... ... ... ...
....... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
..... ...... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
...... .. .. ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
```

1.1.2.3.4.2 GNU Fedora
Running Fedora
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
qemu-system-riscv64 \
-nographic \
-machine virt \
-smp 4 \ -m 2G \
-m 2G \ -kernel Fedora-RISCV.elf \
-bios none \
-object rng-random,filename=/dev/urandom,id=rng0 \
-device virtio-rng-device,rng=rng0 \
-device virtio-blk-device,drive=hd0 \
-drive file=Fedora-RISCV.raw,format=raw,id=hd0 \
-device virtio-net-device, netdev=usernet \
-netdev user,id=usernet,hostfwd=tcp::10000-:22
1.2 OPEN SOURCE PHILOSOPHY
1.2 OPEN SOURCE PHILOSOPHY
For Windows Users! 1. Settings \rightarrow Apps \rightarrow Apps & features \rightarrow Related settings, Programs and Features \rightarrow Turn Windows features on or off \rightarrow Windows Subsystem for Linux
For Windows Users! 1. Settings \rightarrow Apps & features \rightarrow Related settings, Programs and Features \rightarrow Turn Windows
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU type: sudo apt update sudo apt upgrade
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU type: sudo apt update sudo apt upgrade
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU type: sudo apt update sudo apt upgrade 1.2.1 Open Source Hardware
For Windows Users! 1. Settings → Apps → Apps & features → Related settings, Programs and Features → Turn Windows features on or off → Windows Subsystem for Linux 2. Microsoft Store → INSTALL UBUNTU type: sudo apt update sudo apt upgrade 1.2.1 Open Source Hardware

1.2.1.1 MSP430 Processing Unit
1.2.1.2 OpenRISC Processing Unit
1.2.1.3 RISC-V Processing Unit
1.2.2 Open Source Software
1.2.2.1 MSP430 GNU Compiler Collection
1.2.2.2 OpenRISC GNU Compiler Collection
OpenRISC GNU C/C++
type:
sudo apt install git libgmp-dev libmpfr-dev libmpc-dev zlib1g-dev texinfo $\$ build-essential flex bison
type:
git clone git://sourceware.org/git/binutils-gdb.git binutils git clone https://github.com/openrisc/or1k-gcc.git gcc git clone git://sourceware.org/git/newlib-cygwin.git newlib git clone git://sourceware.org/git/binutils-gdb.git gdb
export PATH=/opt/or1k-elf-gcc/bin:\${PATH}
<pre>mkdir build-binutils; cd build-binutils/binutils/configuretarget=or1k-elfprefix=/opt/or1k-elf-gcc \disable-itcldisable-tkdisable-tcldisable-winsupdisable-gdbtk \disable-libguidisable-rdadisable-siddisable-simdisable-gdb \with-sysrootdisable-newlibdisable-libglosswith-system-zlib make sudo make install</pre>

```
cd ..
mkdir build-gcc-stage1; cd build-gcc-stage1
../gcc/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--enable-languages=c --disable-shared --disable-libssp
sudo make install
cd ..
mkdir build-newlib; cd build-newlib
../newlib/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc
sudo make install
mkdir build-gcc-stage2; cd build-gcc-stage2
../gcc/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--enable-languages=c,c++ --disable-shared --disable-libssp --with-newlib
make
sudo make install
cd ..
mkdir build-gdb; cd build-gdb
../gdb/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc --disable-itcl \
--disable-tk --disable-tcl --disable-winsup --disable-gdbtk --disable-libgui \
--disable-rda --disable-sid --with-sysroot --disable-newlib --disable-libgloss \
--disable-gas --disable-ld --disable-binutils --disable-gprof --with-system-zlib
make
sudo make install
cd ..
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
1.2.2.3 RISC-V GNU Compiler Collection
... ..... .. ....
RISC-V GNU C/C++
type:
sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \
libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
libtool patchutils bc zlib1g-dev libexpat-dev
type:
git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
cd riscv-gnu-toolchain
./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make
./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make linux
```

./configureprefix=/opt/riscv-elf-gccenable-multilib sudo make clean sudo make linux
1.3 INSTRUCTION SET ARCHITECTURE
1.3.1 RISC-V ISA
1.3.1.1 ISA Bases
1.3.1.1.1 RISC-V 32
RV32I : Base Integer Instruction Set (32 bit)

Table 1.1: RV32I : Base Integer Instruction Set (32 bit)

RV32I	31:25	24:20	19:15	14:12	11:7	6:0
LUI RD, IMM	IIIIIII	IIIII	IIIII	III	RD4:0	0110111
AUPIC RD, IMM	IIIIIII	IIIII	IIIII	III	RD4:0	0010111
JAL RD, IMM	IIIIIII	IIIII	IIIII	III	RD4:0	1101111
JALR RD,RS1,IMM	IIIIIII	IIIII	RS14:0	000	RD4:0	1101111
BEQ RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	000	IIIII	1100011
BNE RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	001	IIIII	1100011
BLT RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	100	IIIII	1100011
BGE RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	101	IIIII	1100011
BLTU RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	110	IIIII	1100011
BGEU RS1,RS2,IMM	IIIIIII	RS24:0	RS14:0	111	IIIII	1100011
LB RD, RS1	IIIIIII	IIIII	RS14:0	000	RD4:0	0000011
LH RD, RS1	IIIIIII	IIIII	RS14:0	001	RD4:0	0000011
LW RD, RS1	IIIIIII	IIIII	RS14:0	010	RD4:0	0000011
LBU RD, RS1	IIIIIII	IIIII	RS14:0	100	RD4:0	0000011
LHU RD, RS1	IIIIIII	IIIII	RS14:0	101	RD4:0	0000011

RV32I	31:25	24:20	19:15	14:12	11:7	6:0
SB RS2,RS1	IIIIIII	RS24:0	RS14:0	000	IIIII	0100011
SH RS2,RS1	IIIIIII	RS24:0	RS14:0	001	IIIII	0100011
SW RS2,RS1	IIIIIII	RS24:0	RS14:0	010	IIIII	0100011
ADDI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	000	RD4:0	0010011
SLTI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	010	RD4:0	0010011
SLTIU RD,RS1,IMM	IIIIIII	IIIII	RS14:0	011	RD4:0	0010011
XORI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	100	RD4:0	0010011
ORI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	110	RD4:0	0010011
ANDI RD,RS1,IMM	IIIIIII	IIIII	RS14:0	111	RD4:0	0010011
SLLI RD,RS1,IMM	0000000	IIII	RS14:0	001	RD4:0	0010011
SRLI RD,RS1,IMM	0000000	IIII	RS14:0	101	RD4:0	0010011
SRAI RD,RS1,IMM	0100000	IIII	RS14:0	101	RD4:0	0010011
ADD RD,RS1,RS2	0000000	RS24:0	RS14:0	000	RD4:0	0110011
SUB RD,RS1,RS2	0100000	RS24:0	RS14:0	000	RD4:0	0110011
SLL RD,RS1,RS2	0000000	RS24:0	RS14:0	001	RD4:0	0110011
SLT RD,RS1,RS2	0000000	RS24:0	RS14:0	010	RD4:0	0110011
SLTU RD,RS1,RS2	0000000	RS24:0	RS14:0	011	RD4:0	0110011
XOR RD,RS1,RS2	0000000	RS24:0	RS14:0	100	RD4:0	0110011
SRL RD,RS1,RS2	0000000	RS24:0	RS14:0	101	RD4:0	0110011
SRA RD,RS1,RS2	0100000	RS24:0	RS14:0	101	RD4:0	0110011
OR RD,RS1,RS2	0000000	RS24:0	RS14:0	110	RD4:0	0110011
AND RD,RS1,RS2	0000000	RS24:0	RS14:0	111	RD4:0	0110011
FENCE PRED,SUCC	0000PPP	PSSSS	00000	000	00000	0001111
FENCE.I	0000P00	00000	00000	001	00000	0001111

Table 1.2: RV64I : Base Integer Instruction Set (64 bit)

RV64I	31:25	24:20	19:15	14:12	11:7	6:0
LWU RD, RS1	IIIIIII	IIIII	RS14:0	110	RD4:0	0000011
LD RD, RS1	IIIIIII	IIIII	RS14:0	011	RD4:0	0000011
SD RD, RS1,RS2	IIIIIII	RS24:0	RS14:0	011	IIIII	0000011
SLLI RD, RS1,IMM	0000000	IIIII	RS14:0	001	RD4:0	0010011
SRLI RD, RS1,IMM	0000000	IIIII	RS14:0	001	RD4:0	0010011
SRAI RD, RS1,IMM	0100000	IIIII	RS14:0	001	RD4:0	0010011
ADDIW RD, RS1	IIIIIII	IIIII	RS14:0	000	RD4:0	0011011
SLLIW RD, RS1	0000000	IIIII	RS14:0	001	RD4:0	0011011
SRLIW RD, RS1	0000000	IIIII	RS14:0	101	RD4:0	0011011
SRAIW RD, RS1	0100000	IIIII	RS14:0	101	RD4:0	0011011
ADDW RD, RS1,RS2	0000000	RS24:0	RS14:0	000	RD4:0	0111011
SUBW RD, RS1,RS2	0100000	RS24:0	RS14:0	000	RD4:0	0111011
SLIW RD, RS1,RS2	0000000	RS24:0	RS14:0	001	RD4:0	0111011
SRLW RD, RS1,RS2	0000000	RS24:0	RS14:0	101	RD4:0	0111011

1.3.1.1.3 RISC-V 128
1.3.1.2 ISA Extensions
1.3.1.2.1 Standard Extension for Integer Multiply and Divide
DIVIDITA CL. 1 1 T. 4
RV32M: Standard Extension for Integer Multiply and Divide (32 bit)
Table 1.3: RV32M : Standard Extension for Integer Multiply and Divide (32 bit)

31:25

0100000

24:20

RS24:0

19:15

RS14:0

14:12

101

11:7

RD4:0

6:0

0111011

RV32M	31:25	24:20	19:15	14:12	11:7	6:0
MUL RD,RS1,RS2	0000001	RS24:0	RS14:0	000	RD4:0	0110011
MULH RD,RS1,RS2	0000001	RS24:0	RS14:0	001	RD4:0	0110011
MULHSU RD,RS1,RS2	0000001	RS24:0	RS14:0	010	RD4:0	0110011
MULHU RD,RS1,RS2	0000001	RS24:0	RS14:0	011	RD4:0	0110011
DIV RD,RS1,RS2	0000001	RS24:0	RS14:0	100	RD4:0	0110011

DIVU RD,RS1,RS2 0000001RS24:0 RS14:0 101 RD4:0 0110011 REM RD,RS1,RS2 0000001RS24:0 RS14:0 110 RD4:0 0110011RS24:0 REMU RD,RS1,RS2 0000001 RS14:0 111 RD4:0 0110011

...

RV64I

SRAW RD, RS1,RS2

$\mathrm{RV64M}:$ Standard Extension for Integer Multiply and Divide (64 bit)

Table 1.4: RV64M : Standard Extension for Integer Multiply and Divide (64 bit)

RV64M	31:25	24:20	19:15	14:12	11:7	6:0
MULW RD,RS1,RS2	0000001	RS24:0	RS14:0	000	RD4:0	0111011
DIVW RD,RS1,RS2	0000001	RS24:0	RS14:0	100	RD4:0	0111011
DIVUW RD,RS1,RS2	0000001	RS24:0	RS14:0	101	RD4:0	0111011

RV64M	31:25	24:20	19:15	14:12	11:7	6:0
REMW RD,RS1,RS2 REMUW RD,RS1,RS2	0000001 0000001					0111011 0111011

1.3.1.2.2 Standard Extension for Atomic Instructions

RV32A: Standard Extension for Atomic Instructions (32 bit)

Table 1.5: RV32A: Standard Extension for Atomic Instructions (32 bit)

RV32A	31:25	24:20	19:15	14:12	11:7	6:0
LR.W AQRL,RD,RS1	00010AQRL	00000	RS14:0	010	RD4:0	0101111
SC.W AQRL,RD,RS2,RS1	00011AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSWAP.W AQRL,RD,RS2,RS1	00001AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSADD.W AQRL,RD,RS2,RS1	00000AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOSXOR.W AQRL,RD,RS2,RS1	00100 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOOR.W AQRL,RD,RS2,RS1	01000 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOAMD.W AQRL,RD,RS2,RS1	01100 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMIN.W AQRL,RD,RS2,RS1	10000 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMAX.W AQRL,RD,RS2,RS1	10100 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMINU.W AQRL,RD,RS2,RS1	11000 AQRL	RS24:0	RS14:0	010	RD4:0	0101111
AMOMAXU.W AQRL,RD,RS2,RS1	11100 AQRL	RS24:0	RS14:0	010	RD4:0	0101111

RV64A: Standard Extension for Atomic Instructions (64 bit)

Table 1.6: RV64A: Standard Extension for Atomic Instructions (64 bit)

RV64A	31:25	24:20	19:15	14:12	11:7	6:0
LR.D AQRL,RD,RS1	00010AQRL	00000	RS14:0	011	RD4:0	0101111
SC.D AQRL,RD,RS2,RS1	00011AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSWAP.D AQRL,RD,RS2,RS1	00001AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSADD.D AQRL,RD,RS2,RS1	00000AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOSXOR.D AQRL,RD,RS2,RS1	00100 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOOR.D AQRL,RD,RS2,RS1	01000 AQRL	RS24:0	RS14:0	011	RD4:0	0101111

RV64A	31:25	24:20	19:15	14:12	11:7	6:0
AMOAMD.D AQRL,RD,RS2,RS1	01100 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMIN.D AQRL,RD,RS2,RS1	10000 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMAX.D AQRL,RD,RS2,RS1	10100 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMINU.D AQRL,RD,RS2,RS1	11000 AQRL	RS24:0	RS14:0	011	RD4:0	0101111
AMOMAXU.D AQRL,RD,RS2,RS1	11100 AQRL	RS24:0	RS14:0	011	RD4:0	0101111

1.3.1.2.3 Standard Extension for Single-Precision Floating-Point

RV32F: Standard Extension for Single-Precision Floating-Point (32 bit)

Table 1.7: RV32F : Standard Extension for Single-Precision Floating-Point (32 bit)

RV32F	31:25	24:20	19:15	14:12	11:7	6:0
FLW FRD,RS1	IIIIIII	IIIII	FRS1	010	FRD	0000111
FSW FRS2,RS1	IIIIIII	FRS2	FRS1	010	IIIII	0100111
FMADD.S RM,FRD,FRS1,FRS2,FRS3	$FRS3_00$	FRS2	FRS1	RM	FRD	1000011
FMSUB.S RM,FRD,FRS1,FRS2,FRS3	$FRS3_00$	FRS2	FRS1	RM	FRD	1000111
FNMSUB.S RM,FRD,FRS1,FRS2,FRS3	$FRS3_00$	FRS2	FRS1	RM	FRD	1001011
FNMADD.S RM,FRD,FRS1,FRS2,FRS3	$FRS3_00$	FRS2	FRS1	RM	FRD	1001111
FADD.S RM,FRD,FRS1,FRS2,FRS3	0000000	FRS2	FRS1	RM	FRD	1010011
FSUB.S RM,FRD,FRS1,FRS2,FRS3	0000100	FRS2	FRS1	RM	FRD	1010011
FMUL.S RM,FRD,FRS1,FRS2,FRS3	0001000	FRS2	FRS1	RM	FRD	1010011
FDIV.S RM,FRD,FRS1,FRS2,FRS3	0001100	FRS2	FRS1	RM	FRD	1010011
FSGNJ.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	000	FRD	1010011
FSGNJN.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	001	FRD	1010011
FSGNJX.S FRD,FRS1,FRS2	0010000	FRS2	FRS1	010	FRD	1010011
FMIN.S FRD,FRS1,FRS2	0010100	FRS2	FRS1	000	FRD	1010011
FMAX.S FRD,FRS1,FRS2	0010100	FRS2	FRS1	001	FRD	1010011
FSQRT.S FRD,FRS1,FRS2	0101100	00000	FRS1	RM	FRD	1010011
FLE.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	000	FRD	1010011
FLT.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	001	FRD	1010011
FEQ.S FRD,FRS1,FRS2	1010000	FRS2	FRS1	010	FRD	1010011
FCVT.W.S RM,RD,FRS1	1100000	00000	FRS1	RM	FRD	1010011
FCVT.WU.S RM,RD,FRS1	1100000	00010	FRS1	RM	FRD	1010011
FCVT.S.W RM,RD,FRS1	1101000	00000	FRS1	RM	FRD	1010011
FCVT.S.WU RM,RD,FRS1	1101000	00010	FRS1	RM	FRD	1010011
FMV.X.S RD,FRS1	1110000	00000	FRS1	000	RD	1010011
FCLASS.S RD,FRS1	1110000	00000	FRS1	001	RD	1010011
FMV.S.X RD,FRS1	1111000	00000	RS1	000	FRD	1010011

...

RV64F : Standard Extension for Single-Precision Floating-Point (64 bit)								
	Table 1.8: RV64F Floating-Point (64 bi	: Standar t)	d Exter	sion for	Single	-Precisio	on	
	RV64F	31:25	24:20	19:15	14:12	11:7	6:0	
	FCVT.L.S RM,RD,FRS1 FCVT.LU.S RM,RD,FRS1	1100000 1100000	00010 00011	FRS1 FRS1	RM RM	FRD FRD	1010011 1010011	
	FCVT.S.L RM,RD,FRS1 FCVT.S.LU RM,RD,FRS1	1101000 1101000	$00010 \\ 00011$	FRS1 FRS1	RM RM	FRD FRD	1010011 1010011	
1.3.1.2.4 Standard Extension for Double-Precision Floating-Point								
RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)								

Table 1.9: RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)

...

RV32F	31:25	24:20	19:15	14:12	11:7	6:0
FLW FRD,RS1	IIIIIII	IIIII	FRS1	011	FRD	0000111
FSW FRS2,RS1	IIIIIII	FRS2	FRS1	011	IIIII	0100111
FMADD.D RM,FRD,FRS1,FRS2,FRS3	$FRS3_01$	FRS2	FRS1	RM	FRD	1000011
FMSUB.D RM,FRD,FRS1,FRS2,FRS3	$FRS3_01$	FRS2	FRS1	RM	FRD	1000111
FNMSUB.D RM,FRD,FRS1,FRS2,FRS3	$FRS3_01$	FRS2	FRS1	RM	FRD	1001011
FNMADD.D RM,FRD,FRS1,FRS2,FRS3	$FRS3_01$	FRS2	FRS1	RM	FRD	1001111
FADD.D RM,FRD,FRS1,FRS2,FRS3	0000001	FRS2	FRS1	RM	FRD	1010011
FSUB.D RM,FRD,FRS1,FRS2,FRS3	0000101	FRS2	FRS1	RM	FRD	1010011
FMUL.D RM,FRD,FRS1,FRS2,FRS3	0001001	FRS2	FRS1	RM	FRD	1010011
FDIV.D RM,FRD,FRS1,FRS2,FRS3	0001101	FRS2	FRS1	RM	FRD	1010011
FSGNJ.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	000	FRD	1010011
FSGNJN.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	001	FRD	1010011
FSGNJX.D FRD,FRS1,FRS2	0010001	FRS2	FRS1	010	FRD	1010011
FMIN.D FRD,FRS1,FRS2	0010101	FRS2	FRS1	000	FRD	1010011
FMAX.D FRD,FRS1,FRS2	0010101	FRS2	FRS1	001	FRD	1010011
FSQRT.D FRD,FRS1,FRS2	0101101	00000	FRS1	RM	FRD	1010011
FLE.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	000	FRD	1010011
FLT.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	001	FRD	1010011
FEQ.D FRD,FRS1,FRS2	1010001	FRS2	FRS1	010	FRD	1010011
FCVT.W.D RM,RD,FRS1	1100001	00000	FRS1	RM	FRD	1010011
FCVT.WU.D RM,RD,FRS1	1100001	00010	FRS1	RM	FRD	1010011
FCVT.D.W RM,RD,FRS1	1101001	00000	FRS1	RM	FRD	1010011
FCVT.D.WU RM,RD,FRS1	1101001	00010	FRS1	RM	FRD	1010011

	55.5 165,1 1651	1.1	10001		11651		1(1)	
RV64D : St	andard Extension for Dou	ble-Preci	sion Flo	ating-P	oint (6	4 bit)		
	Table 1.10: RV64D	: Standar	d Exten	sion for	Double	-Precisio	on	
	Floating-Point (64 bi							
	RV64D	31:25	24:20	19:15	14:12	11:7	6:0	
	FCVT.L.D RM,RD,FRS1	1100001	00010	FRS1	RM	FRD	1010011	
	FCVT.LU.D RM,RD,FRS1	1100001	00011	FRS1	RM	FRD	1010011	
	FCVT.D.L RM,RD,FRS1	1101001	00010	FRS1	RM	FRD	1010011	
	FCVT.D.LU RM,RD,FRS1	1101001	00011	FRS1	RM	FRD	1010011	
	FMV.X.D RD,FRS1	1110001	00000	FRS1	000	RD FRD	1010011	
	FMV.D.X RD,FRS1	1111001	00000	RS1	000	FKD	1010011	
1.3.1.3 ISA	A Modes							
10101 F								
	RISC-V User							
							• •••• ••••	
1.3.1.3.2 F	RISC-V Supervisor							
1.3.1.3.3 F	RISC-V Hypervisor							
						• • • • • • • • • • • • • • • • • • • •		
			•					
1.3.1.3.4 E	RISC-V Machine							

31:25

1110001

24:20

00000

19:15

FRS1

14:12

001

11:7

RD

6:0

1010011

RV32F

 $FCLASS.D\ RD,FRS1$

1.3.2 OpenRISC ISA
1.3.2.1 ISA Bases
1.3.2.1.1 OpenRISC 32
1.3.2.1.2 OpenRISC 64
·
1.3.2.1.3 OpenRISC 128
1.3.2.2 ISA Extensions
1.3.2.3 ISA Modes
1.3.2.3.1 OpenRISC User
1.3.2.3.2 OpenRISC Supervisor
1.3.2.3.3 OpenRISC Hypervisor

1.3.2.3.4 OpenRISC Machine
1.3.3 MSP430 ISA
1.3.3.1 ISA Bases
1.3.3.1.1 MSP430 32
1.3.3.1.2 MSP430 64
1.3.3.1.3 MSP430 128
1.3.3.2 ISA Extensions
1.3.3.2 ISA Extensions 1.3.3.3 ISA Modes
1.3.3.2 ISA Extensions
1.3.3.2 ISA Extensions 1.3.3.3 ISA Modes
1.3.3.2 ISA Extensions 1.3.3.3 ISA Modes 1.3.3.3 ISA Modes
1.3.3.2 ISA Extensions
1.3.3.2 ISA Extensions 1.3.3.3 ISA Modes 1.3.3.3 ISA Modes
1.3.3.2 ISA Extensions 1.3.3.3 ISA Modes 1.3.3.3.1 MSP430 User
1.3.3.2 ISA Extensions 1.3.3.3 ISA Modes 1.3.3.3.1 MSP430 User

1.3.3.3.3 MSP430 Hypervisor
1.3.3.3.4 MSP430 Machine

Chapter 2

METHODOLOGY




Table 2.1: Hardware DevOps

CONTROL	DEVELOP	OPERATION
certification doc quality requirements	bench model osvvm/uvm rtl software src	sim compilation/synthesis

2.1 Requirements




Figure 2.2: UML Diagrams Overview

Structural UML diagrams	
	
Class diagram	
	Class diagram Component diagram Composite diagram Composite diagram

2.1.1.5 Object diagram
2.1.1.6 Package diagram
2.1.1.7 Profile diagram
2.1.2 Behavioral UML diagrams
2.1.2.1 Activity diagram
2.1.2.2 Communication diagram
2.1.2.3 Interaction diagram
2.1.2.4 Sequence diagram
2.1.2.5 State diagram

2.1.2.6 Timing diagram	
2.1.2.7 Use diagram	
	
2.2 Software	
· · · · · · · · · · · · · · ·	
2.2.1 Matlab Language	
2.2.2 Rust Language	
2.3 Source	
2.5 Source	
2.3.1 Ada Language	
2.3.2 C Language	
2.4 Model	
2.4 Model	

2.4.1	VHDL Language	
		
2.4.2	Verilog Language	
	••••	
2.5	Validation	
2.5.1	VHDL Language	
0 - 0	37 ·1 T	
2.5.2	Verilog Language	
o <i>e</i>	Desima	
2.0	Design	
	••••	
261	VHDI Language	
2.0.1	VHDL Language	
2.6.2	Verilog Language	

2.7	Verification					
2.7.1	2.7.1 OSVVM-VHDL					
	Testbench					
	Stimulus Design Under Test (DUT) Output Checker					
	Figure 2.3: OSVVM Diagram Overview					
2.7.1.1	OSVVM Checker					
2.7.1.2	2 OSVVM Stimulus					
2.7.1.3	3 OSVVM Testbench					
2.7.2	${ m UVM ext{-}Verilog}$					

...




Figure 2.4: UVM Diagram Overview

2.7.2.1 UVM Agent
2.7.2.2 UVM Driver
2.7.2.3 UVM Environment
2.7.2.4 UVM Monitor
2.7.2.5 UVM Scoreboard
2.7.2.6 UVM Sequence
2.7.2.7 UVM Sequencer

2.7.2.8 UVM Subscriber
2.7.2.9 UVM Test
2.7.2.10 UVM Testbench
2.7.2.11 UVM Transaction
2.8 Quality
2.9 Certification
2.10 Documentation

Chapter 3

PROJECTS

3.1 INTERFACE
3.1.1 Instruction Cache
··· ··· ·· ·· ·· ·· ·· ·· · · · · · ·
3.1.1.1 Instruction Inputs/Outputs AMBA4 AXI-Lite Bus
10 U.W. 11 W.11
3.1.1.1.1 Signals of the Read and Write Address channels

Table 3.1: Signals of the Read and Write Address channels

Write Port	Read Port	Size	Direction	Description
AWID	ARID	AXI_ID_WIDTH	Output	Address ID, to identify multiple streams
AWADDR	ARADDR	AXI_ADDR_WIDTH	Output	Address of the first beat of the burst
AWLEN	ARLEN	8	Output	Number of beats inside the burst
AWSIZE	ARSIZE	3	Output	Size of each beat
AWBURST	ARBURST	2	Output	Type of the burst
AWLOCK	ARLOCK	1	Output	Lock type, to provide atomic operations
AWCACHE	ARCACHE	4	Output	Memory type, progress through the system
AWPROT	ARPROT	3	Output	Protection type
AWQOS	ARQOS	4	Output	Quality of Service of the transaction
AWREGION	ARREGION	4	Output	Region identifier, physical to logical

	Port Re	ead Port	Size		Direction	Description
AWUSER	. AR	RUSER	AXI_USER_	WIDTH	Output	User-defined data
AWVALI	D AR	RVALID	1	(Output	xVALID handshake signal
AWREAD	Y AR	RREADY	1]	Input	xREADY handshake signal
	_					s
		Tal	ole 3.2: Sign	nals of the	e Read and	Write Data channels
Write	e Port	Read Port	Size		Direction	Description
WID		RID	AXI_ID_	WIDTH	Output	Data ID, to identify multiple streams
WDAT		RDATA		'A_WIDTH	Output	Read/Write data
WDAI		RRESP	2	K-MIDIII	Output	Read response, current RDATA status
		UULDL		אדחדש	Output	Byte strobe, WDATA signal
			VAI GILD			Dite strope, WDAIA signar
WSTR	.B	 DIACT	AXI_STR	D_MIDIII	-	
WSTR WLAS	B T	RLAST	1		Output	Last beat identifier
WSTR WLAS WUSE	.B T :R	RLAST RUSER	1 AXI_USE	R_WIDTH	Output Output	Last beat identifier User-defined data
WSTR WLAS	B T R ID DY	RLAST RUSER RVALID RREADY	1 AXI_USE 1 1	R_WIDTH	Output Output Output Input	Last beat identifier User-defined data xVALID handshake signal xREADY handshake signal
WSTR WLAS WUSE WVAL WREA	B T T R ID DY Signals	RLAST RUSER RVALID RREADY	1 AXI_USE 1 1	onse cha	Output Output Input Input	Last beat identifier User-defined data xVALID handshake signal xREADY handshake signal
WSTR WLAS WUSE WVAL WREA	B T T R ID DY Signals	RLAST RUSER RVALID RREADY	1 AXI_USE 1 1 1	onse cha	Output Output Input Input Input	Last beat identifier User-defined data xVALID handshake signal xREADY handshake signal
WSTR WLAS WUSE WVAL WREA	B T T R ID DY Signals	RLAST RUSER RVALID RREADY of the W	1 AXI_USE 1 1 1	onse cha	Output Output Input Inpu	Last beat identifier User-defined data xVALID handshake signal xREADY handshake signal
WSTR WLAS WUSE WVAL WREA	B T T R ID DY Signals	RLAST RUSER RVALID RREADY of the W	1 AXI_USE 1 1 1	onse cha	Output Output Input Input Inp	Last beat identifier User-defined data xVALID handshake signal xREADY handshake signal
WSTR WLAS WUSE WVAL WREA	B T T R ID DY Signals rite Port D ESP	RLAST RUSER RVALID RREADY	1 AXI_USE 1 1 1	onse cha	Output Output Output Input Input Inp	Last beat identifier User-defined data xVALID handshake signal xREADY handshake signal
WSTR WLAS WUSE WVAL WREA	B T T R ID DY Signals rite Port D ESP SER	RLAST RUSER RVALID RREADY of the W Size AXI_ID_2	1 AXI_USE 1 1 1	onse cha	Output Output Output Input Input Inp	Last beat identifier User-defined data xVALID handshake signal xREADY handshake signal
WSTR WLAS WUSE WVAL WREA	B T T R ID DY Signals rite Port D ESP	RLAST RUSER RVALID RREADY of the W Size AXI_ID_2	1 AXI_USE 1 1 1	onse cha	Output Output Output Input In	Last beat identifier User-defined data xVALID handshake signal xREADY handshake signal

3.1.1.2 Instruction Inputs/Outputs AMBA3 AHB-Lite Bus

...

Table 3.4: Instruction Inputs/Outputs AMBA3 AHB-Lite Bus

Port	Size	Direction	Description
HRESETn	1	Input	Asynchronous Active Low Reset
HCLK	1	Input	System Clock Input
IHSEL	1	Output	Instruction Bus Select
IHADDR	PLEN	Output	Instruction Address Bus
IHRDATA	XLEN	Input	Instruction Read Data Bus
IHWDATA	XLEN	Output	Instruction Write Data Bus
IHWRITE	1	Output	Instruction Write Select
IHSIZE	3	Output	Instruction Transfer Size
IHBURST	3	Output	Instruction Transfer Burst Size
IHPROT	4	Output	Instruction Transfer Protection Level
IHTRANS	2	Output	Instruction Transfer Type
IHMASTLOCK	1	Output	Instruction Transfer Master Lock
IHREADY	1	Input	Instruction Slave Ready Indicator
IHRESP	1	Input	Instruction Transfer Response

3.1.1.3 Instruction Inputs/Outputs Wishbone Bus

Table 3.5: Instruction Inputs/Outputs Wishbone Bus

Port	Size	Direction	Description
rst	1	Input	Synchronous Active High Reset
clk	1	Input	System Clock Input
iadr	AW	Input	Instruction Address Bus
idati	DW	Input	Instruction Input Bus
idato	DW	Output	Instruction Output Bus
isel	DW/8	Input	Byte Select Signals
iwe	1	Input	Write Enable Input
istb	1	Input	Strobe Signal/Core Select Input
icyc	1	Input	Valid Bus Cycle Input
iack	1	Output	Bus Cycle Acknowledge Output
ierr	1	Output	Bus Cycle Error Output
iint	1	Output	Interrupt Signal Output

3.1.2 Data Cache

...

.2.1.1 Sign	als of the R	tead and Write A	ddress cha	nnels
	Tabl	le 3.6: Signals of the	e Read and	Write Address channels
Write Port	Read Port	Size	Direction	Description
AWID	ARID	AXI_ID_WIDTH	Output	Address ID, to identify multiple streams
AWADDR	ARADDR	AXI_ADDR_WIDTH	Output	Address of the first beat of the burst
AWLEN	ARLEN	8	Output	Number of beats inside the burst
AWSIZE	ARSIZE	3	Output	Size of each beat
AWBURST	ARBURST	2	Output	Type of the burst
AWLOCK	ARLOCK	1	Output	Lock type, to provide atomic operations
AWCACHE	ARCACHE	4	Output	Memory type, progress through the system
	ARPROT	3	Output	Protection type
AWPROT				
AWQOS	ARQOS	4	Output	Quality of Service of the transaction
AWQOS AWREGION	ARQOS ARREGION	4	Output	Region identifier, physical to logical
AWQOS AWREGION AWUSER	ARQOS ARREGION ARUSER	4 AXI_USER_WIDTH	Output Output	Region identifier, physical to logical User-defined data
AWQOS AWREGION	ARQOS ARREGION	4	Output	Region identifier, physical to logical
AWQOS AWREGION AWUSER AWVALID	ARQOS ARREGION ARUSER ARVALID	4 AXI_USER_WIDTH 1	Output Output Output	Region identifier, physical to logical User-defined data xVALID handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY	AXI_USER_WIDTH 1 1	Output Output Output Input	Region identifier, physical to logical User-defined data xVALID handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY	AXI_USER_WIDTH 1 1	Output Output Output Input	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY	AXI_USER_WIDTH 1 1	Output Output Output Input	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY	AXI_USER_WIDTH 1 1	Output Output Output Input ata channe	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY .2.1.2 Sign	ARQOS ARREGION ARUSER ARVALID ARREADY	AXI_USER_WIDTH 1 1	Output Output Output Input ata channe	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY	AXI_USER_WIDTH 1 1	Output Output Output Input ata channe	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY als of the R	AXI_USER_WIDTH 1 1	Output Output Input ata channe	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY als of the R	AXI_USER_WIDTH 1 1 1	Output Output Input ata channe	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY .2.1.2 Sign	ARQOS ARREGION ARUSER ARVALID ARREADY als of the R	AXI_USER_WIDTH 1 1 1	Output Output Input ata channe	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY als of the R Ta t Read Por	AXI_USER_WIDTH 1 1 1	Output Output Output Input ata channe	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal els Write Data channels Description Data ID, to identify multiple streams Read/Write data
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY als of the R Ta t Read Por	AXI_USER_WIDTH 1 1 1	Output Output Output Input ata channe ata channe Direction Output H Output Output	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal els Write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY ARIS of the R Ta TR TR TR TR TR TR TR TR TR	AXI_USER_WIDTH 1 1 1	Output Output Output Input ata channe ata channe Direction Output H Output Output H Output Output H Output	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal els Write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal
AWQOS AWREGION AWUSER AWVALID AWREADY .2.1.2 Sign	ARQOS ARREGION ARUSER ARVALID ARREADY als of the R Ta t Read Por RID RDATA	AXI_USER_WIDTH 1 1 1	Output Output Output Input ata channe ata channe Direction Output H Output Output H Output Output Output Output	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal els Write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal Last beat identifier
AWQOS AWREGION AWUSER AWVALID AWREADY .2.1.2 Sign Write Por WID WDATA WSTRB WLAST WUSER	ARQOS ARREGION ARUSER ARVALID ARREADY als of the R Ta t Read Por RID RDATA RRESP RLAST RUSER	AXI_USER_WIDTH 1 1 1	Output Output Output Input ata channe ata channe Direction Output H Output	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal els Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal Last beat identifier User-defined data
AWQOS AWREGION AWUSER AWVALID AWREADY	ARQOS ARREGION ARUSER ARVALID ARREADY ARIS of the R Ta Ta TREAD RESP RLAST	AXI_USER_WIDTH 1 1 1	Output Output Output Input ata channe ata channe Direction Output H Output Output H Output Output Output Output	Region identifier, physical to logical User-defined data xVALID handshake signal xREADY handshake signal els Write Data channels Description Data ID, to identify multiple streams Read/Write data Read response, current RDATA status Byte strobe, WDATA signal Last beat identifier

3.1.2.1.3 Signals of the Write Response channel

...

Table 3.8: Signals of the Write Response channel

Write Port	Size	Direction	Description
BID	AXI_ID_WIDTH	Input	Write response ID, to identify multiple streams
BRESP	2	Input	Write response, to specify the burst status
BUSER	AXI_USER_WIDTH	Input	User-defined data
BVALID	1	Input	xVALID handshake signal
BREADY	1	Output	xREADY handshake signal

3.1.2.2 Data Inputs/Outputs AMBA3 AHB-Lite Bus

Table 3.9: Data Inputs/Outputs AMBA3 AHB-Lite Bus

Port	Size	Direction	Description
HRESETn	1	Input	Asynchronous Active Low Reset
HCLK	1	Input	System Clock Input
DHSEL	1	Output	Data Bus Select
DHADDR	PLEN	Output	Data Address Bus
DHRDATA	XLEN	Input	Data Read Data Bus
DHWDATA	XLEN	Output	Data Write Data Bus
DHWRITE	1	Output	Data Write Select
DHSIZE	3	Output	Data Transfer Size
DHBURST	3	Output	Data Transfer Burst Size
DHPROT	4	Output	Data Transfer Protection Level
DHTRANS	2	Output	Data Transfer Type
DHMASTLOCK	1	Output	Data Transfer Master Lock
DHREADY	1	Input	Data Slave Ready Indicator
DHRESP	1	Input	Data Transfer Response

3.1.2.3 Data Inputs/Outputs Wishbone Bus

Table 3.10: Data Inputs/Outputs Wishbone Bus

Port	Size	Direction	Description
rst	1	Input	Synchronous Active High Reset
clk	1	Input	System Clock Input

Port	Size	Direction	Description
dadr	AW	Input	Data Address Bus
ddati	DW	Input	Data Input Bus
ddato	DW	Output	Data Output Bus
dsel	DW/8	Input	Byte Select Signals
dwe	1	Input	Write Enable Input
dstb	1	Input	Strobe Signal/Core Select Input
dcyc	1	Input	Valid Bus Cycle Input
dack	1	Output	Bus Cycle Acknowledge Output
derr	1	Output	Bus Cycle Error Output
dint	1	Output	Interrupt Signal Output

3.2 FUNCTIONALITY	
3.2.1 Structure	
3.2.1.1 Traditional Computing Class	205
class traditional_classes {	
private:	
<pre>int number_pu; int number_soc;</pre>	
<pre>int number_soc; int number_mpsoc;</pre>	
publice	
<pre>public: void traditional_method_0();</pre>	// method O
<pre>void traditional_method_1();</pre>	
<pre>void traditional_method_2();</pre>	
<pre>void traditional_method_3();</pre>	// method 3
};	
3.2.1.1.1 Philosophers Traditional T	-DNC/NTM-MPSoC

```
class traditional_philosophers : private traditional_classes {
     private:
          int number_p_pu;
          int number_p_soc;
          int number_p_mpsoc;
     public:
          void traditional_method_p0(); // method 0
          void traditional_method_p1(); // method 1
          void traditional_method_p2(); // method 2
          void traditional_method_p3(); // method 3
};
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ..... .. ...
    • PU-NTM
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... 
......
... ..... .. ....
    • SoC-NTM
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ..... .. ....
    • MPSoC-NTM
.. ..... ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.. .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
class traditional_soldiers : private traditional_classes {
     private:
          int number_s_pu;
          int number_s_soc;
          int number_s_mpsoc;
     public:
          void traditional_method_s0(); // method 0
          void traditional_method_s1(); // method 1
          void traditional_method_s2(); // method 2
          void traditional_method_s3(); // method 3
};
.. ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
... ..... .. .....
    • PU-NTM
.. ..... ..... ..... .... .... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
.... ..... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ... ...
```


• SoC-NTM
• MPSoC-NTM
3.2.1.1.3 Workers Traditional T-DNC/NTM-MPSoC
5.2.1.1.5 Workers Traditional 1-Dive/14 1141-1411 500
<pre>class traditional_workers : private traditional_classes {</pre>
private:
<pre>int number_w_pu;</pre>
<pre>int number_w_soc;</pre>
<pre>int number_w_mpsoc;</pre>
public:
<pre>void traditional_method_w0(); // method 0</pre>
<pre>void traditional_method_w1(); // method 1</pre>
<pre>void traditional_method_w2(); // method 2</pre>
<pre>void traditional_method_w3(); // method 3</pre>
<pre>};</pre>
• PU-NTM
• PU-NTM
• PU-NTM
• SoC-NTM
• SoC-NTM • MPSoC-NTM
• SoC-NTM • MPSoC-NTM 3.2.2 Behavior
• SoC-NTM • MPSoC-NTM 3.2.2 Behavior

3.2.2.1 OpenNN Examples
3.2.2.1.1 simple function regression
type:
<pre>source BUILD-x86 ./simple_function_regression-x86.run</pre>
type:
<pre>source BUILD-RISCV spike pk simple_function_regression-riscv.elf</pre>
3.2.2.1.2 simple pattern recognition type:
source BUILD-x86 ./simple_pattern_recognition-x86.run
type:
<pre>source BUILD-RISCV spike pk simple_pattern_recognition-riscv.elf</pre>
3.2.2.1.3 airfoil self noise
type:
<pre>source BUILD-x86 ./airfoil_self_noise-x86.run</pre>
type:

source BUILD-RISCV spike pk airfoil_self_noise-riscv.elf
3.2.2.1.4 airline passengers
type:
source BUILD-x86 ./airline_passengers-x86.run
type:
source BUILD-RISCV
spike pk airline_passengers-riscv.elf
3.2.2.1.5 breast cancer
type:
source BUILD-x86 ./breast_cancer-x86.run
type:
source BUILD-RISCV
spike pk breast_cancer-riscv.elf
3.2.2.1.6 iris plant
type:
source BUILD-x86 ./iris_plant-x86.run

type:
source BUILD-RISCV
spike pk iris_plant-riscv.elf
pp
3.2.2.1.7 logical operations
m mm; ;; m m;; ;; mm;; m;; mmm; m; m mm ;; m;;
type:
source BUILD-x86
./logical_operations-x86.run
type:
source BUILD-RISCV
spike pk logical_operations-riscv.elf
3.2.2.1.8 pima indians diabetes
3.2.2.1.8 pima indians diabetes
3.2.2.1.8 pima indians diabetes type: source BUILD-x86 ./pima_indians_diabetes-x86.run
3.2.2.1.8 pima indians diabetes
3.2.2.1.8 pima indians diabetes
3.2.2.1.8 pima indians diabetes type: source BUILD-x86 ./pima_indians_diabetes-x86.run type:
3.2.2.1.8 pima indians diabetes

3.2.2.1.9 urinary inflammations diagnosis
type:
source BUILD-x86 ./urinary_inflammations_diagnosis-x86.run
type:
source BUILD-RISCV
spike pk urinary_inflammations_diagnosis-riscv.elf
3.2.2.1.10 yacht hydrodynamics design
type:
source BUILD-x86
./yacht_hydrodynamics_design-x86.run
type:
<pre>source BUILD-RISCV spike pk yacht_hydrodynamics_design-riscv.elf</pre>
· · · · · · · · · · · · · · ·
3.2.2.1.11 yacht hydrodynamics production
type:
source BUILD-x86 ./yacht_hydrodynamics_production-x86.run
 .
type:
<pre>source BUILD-RISCV spike pk yacht_hydrodynamics_production-riscv.elf</pre>

3.2.2.1.12 leukemia
3.2.2.1.12 leukeima
type:
source BUILD-x86
./leukemia-x86.run
tuna
type:
source BUILD-RISCV
spike pk leukemia-riscv.elf
3.2.2.1.13 pollution forecasting
type:
source BUILD-x86 ./pollution_forecasting-x86.run
./pollution_lorecasting-xoo.rum
type:
source BUILD-RISCV
spike pk pollution_forecasting-riscv.elf
spike pk polition_forecasting fisev.off
3.2.2.1.14 temperature forecasting
type:
source BUILD-x86
./temperature_forecasting-x86.run

type:
source BUILD-RISCV
spike pk temperature_forecasting-riscv.elf
3.2.2.1.15 mnist
type:
source BUILD-x86
./mnist-x86.run
type:
source BUILD-RISCV
spike pk mnist-riscv.elf
3.2.2.2 Neural Turing Machine

3.2.2.2.1 PU-NTM
type:
source BUILD-x86
./PU-x86.run
type:
source BUILD-RISCV
spike pk PU-riscv.elf

3.2.2.2.2 SoC-NTM
source BUILD-x86 ./SoC-x86.run
type: source BUILD-RISCV spike pk SoC-riscv.elf
spike pk 50C-riscv.eir
3.2.2.2.3 MPSoC-NTM
type: source BUILD-x86
./MPSoC-x86.run
type: source BUILD-RISCV
spike pk MPSoC-riscv.elf
3.2.2.3 Differentiable Neural Computer
3.2.2.3.1 PU-DNC
type:

source BUILD-x86 ./PU-x86.run
type:
source BUILD-RISCV
spike pk PU-riscv.elf
3.2.2.3.2 SoC-DNC
type:
source BUILD-x86 ./SoC-x86.run
type:
source BUILD-RISCV
spike pk SoC-riscv.elf
3.2.2.3.3 MPSoC-DNC
type:
source BUILD-x86 ./MPSoC-x86.run
type:
source BUILD-RISCV spike pk MPSoC-riscv.elf

3.3	REGISTERS
3.4	INTERRUPTIONS

Chapter 4

ORGANIZATION

4.1	TRADITIONAL COMPUTING
4.1.1	Traditional Mechanics
 1111	First Newton Law
4.1.1.2	Second Newton Law
	
	Third Newton Law
4.1.2	Traditional Information

4.1.2.1 Traditional Bit
4.1.2.2 Traditional Logic Gate
4.1.2.2.1 Traditional YES/NOT Gate
4.1.2.2.2 Traditional AND/NAND Gate
4.1.2.2.3 Traditional OR/NOR Gate
4.1.2.2.4 Traditional XOR/XNOR Gate
4.1.2.3 Traditional Combinational Logic
4.1.2.3.1 Traditional Arithmetic Circuits
4.1.2.3.2 Traditional Logic Circuits
4.1.2.4 Traditional Finite State Machine

4.1.4.2 Traditional Differentiable Neural Computer
4.1.4.2.1 Traditional Feedforward Differentiable Neural Computer
4.1.4.2.2 Traditional LSTM Differentiable Neural Computer
4.1.4.2.3 Traditional Transformer Differentiable Neural Computer
4.1.5 Traditional Computer Architecture
4.1.5.1 Traditional von Neumann Architecture
4.1.5.1.1 Traditional Control Unit
4.1.5.1.2 Traditional ALU
4.1.5.1.3 Traditional Memory Unit
4.1.5.1.4 Traditional I/O Unit
4.1.5.2 Traditional Harvard Architecture

4.1.5.2.1 Traditional Control Unit
4.1.5.2.2 Traditional ALU
4.1.5.2.3 Traditional Memory Unit
4.1.5.2.4 Traditional I/O Unit
4.1.6 Traditional Advanced Computer Architecture
4.1.6.1 Traditional Processing Unit
41.611 TO 141 LOTOD
4.1.6.1.1 Traditional SISD
4.1.6.1.2 Traditional SIMD
4.1.6.1.3 Traditional MISD
4.1.6.1.4 Traditional MIMD

4.1.6.2 Traditional System on Chip
4.1.6.2.1 Traditional Bus on Chip
$\textbf{4.1.6.2.2} \textbf{Traditional Network on Chip} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
4.1.6.3 Traditional Multi-Processor System on Chip
4.2 TRADITIONAL CLASSES
4.2.1 Traditional Philosophers
4.2.2 Traditional Soldier
4.2.3 Traditional Workers

Chapter 5

WORKFLOW

	 		KFLO				

1. System Level (SystemC/SystemVerilog)

The System Level abstraction of a system only looks at its biggest building blocks like processing units or peripheral devices. At this level the circuit is usually described using traditional programming languages like SystemC or SystemVerilog. Sometimes special software libraries are used that are aimed at simulation circuits on the system level. The IEEE 1685-2009 standard defines the IP-XACT file format that can be used to represent designs on the system level and building blocks that can be used in such system level designs.

2. Behavioral & Register Transfer Level (VHDL/Verilog)

At the Behavioural Level abstraction a language aimed at hardware description such as Verilog or VHDL is used to describe the circuit, but so-called behavioural modeling is used in at least part of the circuit description. In behavioural modeling there must be a language feature that allows for imperative programming to be used to describe data paths and registers. This is the always -block in Verilog and the process -block in VHDL.

A design in Register Transfer Level representation is usually stored using HDLs like Verilog and VHDL. But only a very limited subset of features is used, namely minimalistic always blocks (Verilog) or process blocks (VHDL) that model the register type used and unconditional assignments for the datapath logic. The use of HDLs on this level simplifies simulation as no additional tools are required to simulate a design in Register Transfer Level representation.

3. Logical Gate

At the Logical Gate Level the design is represented by a netlist that uses only cells from a small number of single-bit cells, such as basic logic gates (AND, OR, NOT, XOR, etc.) and registers (usually D-Type Flip-flops). A number of netlist formats exists that can be used on this level such as the Electronic Design Interchange Format (EDIF), but for ease of simulation often a HDL netlist is used. The latter is a HDL file (Verilog or VHDL) that only uses the most basic language constructs for instantiation and connecting of cells.

4. Physical Gate

On the Physical Gate Level only gates are used that are physically available on the target architecture. In some cases this may only be NAND, NOR and NOT gates as well as D-Type registers. In the case of an FPGA-based design the Physical Gate Level representation is a netlist of LUTs with optional output registers, as these are the basic building blocks of FPGA logic cells.

5. Switch Level

A Switch Level representation of a circuit is a netlist utilizing single transistors as cells. Switch Level modeling is possible in Verilog and VHDL, but is seldom used in modern designs, as in modern digital ASIC or FPGA flows the physical gates are considered the atomic build blocks of the logic circuit.

1. Settings \to Apps \to Apps & features \to Related settings, Programs and Features \to Turn Windows features on or off \to Windows Subsystem for Linux
2. Microsoft Store \rightarrow INSTALL UBUNTU
Front-End and Back-End Library type:
sudo apt upgrade
sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgsl-dev \ libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh
Synthesizer Library type:
<pre>sudo apt update sudo apt upgrade</pre>
<pre>sudo apt -y install build-essential clang bison flex \ libreadline-dev gawk tcl-dev libffi-dev git make gnat \ graphviz xdot pkg-config python3 libboost-system-dev \ libboost-python-dev libboost-filesystem-dev zlib1g-dev</pre>
5.1.1 Front-End Open Source Tools
5.1.1.1 Modeling System Level of Hardware
A System Description Language Editor is a computer tool that allows to generate software code. A System Description Language is a formal language, which comprises a Programming Language (input), producing a Hardware Description (output). Programming languages are used in computer programming to implement algorithms. The description of a programming language is split into the two components of syntax (form) and semantics (meaning).
System Description Language Editor
type:
git clone https://github.com/emacs-mirror/emacs




Figure 5.1: Front-End

...

5.1.1.2 Simulating System Level of Hardware

A System Description Language Simulator (translator) is a computer program that translates computer code written in a Programming Language (the source language) into a Hardware Description Language (the target language). The compiler is primarily used for programs that translate source code from a high-level programming language to a low-level language to create an executable program.

SystemVerilog System Description Language Simulator type: git clone http://git.veripool.org/git/verilator cd verilator autoconf ./configure make sudo make install cd sim/verilog/regression/wb/vtor source simulate.sh cd sim/verilog/regression/ahb3/vtor source simulate.sh cd sim/verilog/regression/axi4/vtor source simulate.sh

5.1.1.3 Verifying System Level of Hardware

A UVM standard improves interoperability and reduces the cost of repurchasing and rewriting IP for each new project or Electronic Design Automation tool. It also makes it easier to reuse verification components. The UVM Class Library provides generic utilities, such as component hierarchy, Transaction Library Model or configuration database, which enable the user to create virtually any structure wanted for the testbench.

\mathbf{S}	${f ystemVerilog}$	System	Description	Language	Verifier
--------------	--------------------	--------	-------------	----------	----------

type:
git clone https://github.com/QueenField/UVM
5.1.1.4 Describing Register Transfer Level of Hardware
A Hardware Description Language Editor is any editor that allows to generate hardware code. Hardware Description Language is a specialized computer language used to describe the structure and behavior of digital logic circuits. It allows for the synthesis of a HDL into a netlist, which can then be synthesized, placed and routed to produce the set of masks used to create an integrated circuit.
Hardware Description Language Editor
type:
git clone https://github.com/emacs-mirror/emacs
F 1 1 F Cincoletics Desistes Therefor I coul of Headman
5.1.1.5 Simulating Register Transfer Level of Hardware
A Hardware Description Language Simulator uses mathematical models to replicate the behavior of an actual hardware device. Simulation software allows for modeling of circuit operation and is an invaluable analysis tool. Simulating a circuit's behavior before actually building it can greatly improve design efficiency by making faulty designs known as such, and providing insight into the behavior of electronics circuit designs.
VHDL Hardware Description Language Simulator
type:
git clone https://github.com/ghdl/ghdl

cd sim/vhdl/regression/axi4/ghdl
source simulate.sh

cd sim/vhdl/regression/ahb3/ghdl

./configure --prefix=/usr/local

cd sim/vhdl/regression/wb/ghdl

cd ghdl

sudo make install

source simulate.sh

source simulate.sh

make

Verilog Hardware Description Language Simulator

type:
git clone https://github.com/steveicarus/iverilog
<pre>cd iverilog sh autoconf.sh ./configure make sudo make install</pre>
cd sim/verilog/regression/wb/iverilog source simulate.sh
cd sim/verilog/regression/ahb3/iverilog source simulate.sh
cd sim/verilog/regression/axi4/iverilog source simulate.sh
5.1.1.6 Synthesizing Register Transfer Level of Hardware
A Hardware Description Language Synthesizer turns a RTL implementation into a Logical Gate Level implementation. Logical design is a step in the standard design cycle in which the functional design of an electronic circuit is converted into the representation which captures logic operations, arithmetic operations, control flow, etc. In EDA parts of the logical design is automated using synthesis tools based on the behavioral description of the circuit.
Verilog Hardware Description Language Synthesizer
type:
git clone https://github.com/YosysHQ/yosys
cd yosys make sudo make install
cd synthesis/yosys source synthesize.sh
VHDL Hardware Description Language Synthesizer
type for Plugin:
git clone https://github.com/ghdl/ghdl-yosys-plugin
cd ghdl-yosys-plugin make GHDL=/usr/local sudo yosys-configexec mkdir -pdatdir/plugins sudo yosys-configexec cp "ghdl.so"datdir/plugins/ghdl.so
cd synthesis/yosys source synthesize.sh

5.1.1.7 Optimizing Register Transfer Level of Hardware

A Hardware Description Language Optimizer finds an equivalent representation of the specified logic circuit under specified constraints (minimum area, pre-specified delay). This tool combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

	Verilog	Hardware	Descri	otion	Language	О	ptimizer
--	---------	----------	--------	-------	----------	---	----------

type:
git clone https://github.com/YosysHQ/yosys
cd yosys
make
sudo make install
cd synthesis/yosys source synthesize.sh
5.1.1.8 Verifying Register Transfer Level of Hardware
A Hardware Description Language Verifier proves or disproves the correctness of intended algorithms underlying a hardware system with respect to a certain formal specification or property, using formal methods of mathematics. Formal verification uses modern techniques (SAT/SMT solvers, $BDDs$, etc.) to prove correctness by essentially doing an exhaustive search through the entire possible input space (formal proof).
Verilog Hardware Description Language Verifier
type:
git clone https://github.com/YosysHQ/SymbiYosys
5.1.2 Back-End Open Source Tools
Library
type:
sudo apt update sudo apt upgrade
sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgs1-dev \ libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh




Figure 5.2: Back-End

Back-End Workflow Qflow

type:
git clone https://github.com/RTimothyEdwards/qflow

cd qflow
./configure
make
sudo make install
mkdir qflow
cd qflow

5.1.2.1 Planning Switch Level of Hardware

A Floor-Planner of an Integrated Circuit (IC) is a schematic representation of tentative placement of its major functional blocks. In modern electronic design process floor-plans are created during the floor-planning design stage, an early stage in the hierarchical approach to Integrated Circuit design. Depending on the design methodology being followed, the actual definition of a floor-plan may differ.

Floor-Planner

type:
git clone https://github.com/RTimothyEdwards/magic

cd magic
./configure
make
sudo make install

5.1.2.2 Placing Switch Level of Hardware
A Standard Cell Placer takes a given synthesized circuit netlist together with a technology library and produces a valid placement layout. The layout is optimized according to the aforementioned objectives and ready for cell resizing and buffering, a step essential for timing and signal integrity satisfaction. Physical design flow are iterated a number of times until design closure is achieved.
Standard Cell Placer
type:
git clone https://github.com/rubund/graywolf
cd graywolf mkdir build cd build cmake make sudo make install
5.1.2.3 Timing Switch Level of Hardware
A Standard Cell Timing-Analizer is a simulation method of computing the expected timing of a digital circuit without requiring a simulation of the full circuit. High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate. Measuring the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps.
Standard Cell Timing-Analizer
type:
git clone https://github.com/The-OpenROAD-Project/OpenSTA
cd OpenSTA mkdir build cd build cmake make sudo make install
5.1.2.4 Routing Switch Level of Hardware
A Standard Cell Router takes pre-existing polygons consisting of pins on cells, and pre-existing wiring called pre-routes. Each of these polygons are associated with a net. The primary task of the router is to create geometries such that all terminals assigned to the same net are connected, no terminals assigned to different nets are connected, and all design rules are obeyed.
Standard Cell Router

git clone https://github.com/RTimothyEdwards/qrouter

cd qrouter

./configure
make
sudo make install

5.1.2.5 Simulating Switch Level of Hardware
A Standard Cell Simulator treats transistors as ideal switches. Extracted capacitance and lumped resistance values are used to make the switch a little bit more realistic than the ideal, using the RC time constants to predict the relative timing of events. This simulator represents a circuit in terms of its exact transistor structure but describes the electrical behavior in a highly idealized way.
Standard Cell Simulator
type:
git clone https://github.com/RTimothyEdwards/irsim
cd irsim ./configure make sudo make install
5.1.2.6 Verifying Switch Level of Hardware LVS
A Standard Cell Verifier compares netlists, a process known as LVS (Layout vs. Schematic). This step ensures that the geometry that has been laid out matches the expected circuit. The greatest need for LVS is in large analog or mixed-signal circuits that cannot be simulated in reasonable time. LVS can be done faster than simulation, and provides feedback that makes it easier to find errors.
Standard Cell Verifier
type:
git clone https://github.com/RTimothyEdwards/netgen
cd netgen ./configure make sudo make install
cd synthesis/qflow
source flow.sh

5.1.2.7 Checking Switch Level of Hardware DRC

A Standard Cell Checker is a geometric constraint imposed on Printed Circuit Board (PCB) and Integrated Circuit (IC) designers to ensure their designs function properly, reliably, and can be produced with acceptable yield. Design Rules for production are developed by hardware engineers based on the capability of their processes to realize design intent. Design Rule Checking (DRC) is used to ensure that designers do not violate design rules.

Standard Cell Checker

type:
git clone https://github.com/RTimothyEdwards/magic
<pre>cd magic ./configure make sudo make install</pre>
5.1.2.8 Printing Switch Level of Hardware GDS
A Standard Cell Editor allows to print a set of standard cells. The standard cell methodology is an abstraction, whereby a low-level VLSI layout is encapsulated into a logical representation. A standard cell is a group of transistor and interconnect structures that provides a boolean logic function (AND, OR, XOR, XNOR, inverters) or a storage function (flipflop or latch).
Standard Cell Editor
type:
git clone https://github.com/RTimothyEdwards/magic
cd magic ./configure
make sudo make install
5.2 SOFTWARE WORKFLOW
5.2.1 Back-End Open Source Tools
type:
<pre>sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \ libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \ libtool patchutils bc zlib1g-dev libexpat-dev</pre>
5.2.1.1 MSP430

5.2.1.1.1 MSP430 GNU C/C++
5.2.1.1.2 MSP430 GNU Go
5.2.1.2 OpenRISC
5.2.1.2.1 OpenRISC GNU C/C++
5.2.1.2.2 OpenRISC GNU Go
5.2.1.3 RISC-V
5.2.1.3.1 RISC-V GNU C/C++
type:
git clonerecursive https://github.com/riscv/riscv-gnu-toolchain
cd riscv-gnu-toolchain
./configureprefix=/opt/riscv-elf-gcc sudo make clean sudo make
./configureprefix=/opt/riscv-elf-gcc sudo make clean sudo make linux
./configureprefix=/opt/riscv-elf-gccenable-multilib sudo make clean sudo make linux

5.2.1.3.2 RISC-V GNU Go
type:
git clonerecursive https://go.googlesource.com/go riscv-go
cd riscv-go/src
./all.bash
cd/
sudo mv riscv-go /opt
5.2.2 Front-End Open Source Tools
5.2.2 Front-End Open Source Tools
5.2.2.1 MSP430
5.2.2.1 WIST 450
5.2.2.1.1 Hardware Engineers Compiler
5.2.2.1.2 Software Engineers Compiler
rana O DIGG
5.2.2.2 OpenRISC
5.2.2.2.1 Hardware Engineers Compiler
5.2.2.2.2 Software Engineers Compiler

5.2.2.3 RISC-V
type:
sudo apt install device-tree-compiler libglib2.0-dev libpixman-1-dev pkg-config
sudo apt instair device tree compiler ribgribz. O dev ribpixman r dev pkg config
$\textbf{5.2.2.3.1} \textbf{Hardware Engineers Compiler: Spike} \dots \dots \dots \dots \dots \dots \dots \dots \dots $
Building Proxy Kernel
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
git clonerecursive https://github.com/riscv/riscv-pk
cd riscv-pk
mkdir build
<pre>cd build/configureprefix=/opt/riscv-elf-gcchost=riscv64-unknown-elf</pre>
make
sudo make install
Building Spike
type:
<pre>export PATH=/opt/riscv-elf-gcc/bin:\${PATH}</pre>
git clonerecursive https://github.com/riscv/riscv-isa-sim
cd riscv-isa-sim
mkdir build
cd build
/configureprefix=/opt/riscv-elf-gcc make
sudo make install
5.2.2.3.2 Software Engineers Compiler: QEMU
type:
export PATH=/opt/riscv-elf-gcc/bin:\${PATH}
git clonerecursive https://github.com/gemu/gemu

cd qemu
./configureprefix=/opt/riscv-elf-gcc \
target-list=riscv64-softmmu,riscv32-softmmu,riscv64-linux-user,riscv32-linux-user
make
sudo make install

Chapter 6

QUALITY ASSURANCE

6.1	SCOPE
6.2	NORMATIVE REFERENCE
6.3	TERMS AND DEFINITIONS
	CONTEXT OF THE ORGANIZATION
6.4.1	Understanding the organization and itsontext

	Understanding the needs and expectations of interested parties
6.4.3	Determining the scope of the quality management system
6.4.4	Quality management system and its processes
6.5	LEADERSHIP
6.5.1	Leadership and commitment
6.5.1.1	General
6.5.1.2	Customer focus
	Policy
6.5.2.1	Establishing the quality policy

6.5.2.2 Communicating the quality policy
6.5.3 Organizational roles, responsibilities and authorities
6.6 PLANNING
0.0 I LANNING

6.6.1 Actions to address risks and opportunities

6.6.2 Quality objectives and planning to achieve them
6.6.3 Planning of changes
6.7 SUPPORT
0.7 SUFFORI

6.7.1 Resources
6.7.1.1 General

6.7.1.2 People
6.7.1.3 Infrastructure
6.7.1.4 Environment for the operation of process
6.7.1.5 Monitoring and measuring resources
6.7.1.5.1 General
6.7.1.5.2 Measurement traceability
6.7.1.6 Organizational knowledge
6.7.2 Competence
6.7.3 Awareness

6.7.4	Communication
6.7.5	Documented information
	General
6.7.5.2	Creating and updating
6.7.5.3	Control of documented information
6.8	OPERATION
6.8.1	Operational planning and control
	Requirements for products and services
6.8.2.1	Customer communication

6.8.2.2 Determining the requirements for products and services
6.8.2.3 Review of the requirements for products and services
6.8.2.4 Changes to requirements for products and services
6.8.3 Design and development of products and services
6.8.3.1 General
6.8.3.2 Design and development planning
6.8.3.3 Design and development inputs
6.8.3.4 Design and development controls
6.8.3.5 Design and development outputs

6.8.4 Control of externally provided processes, products and services
6.8.4.1 General
6.8.4.2 Type and extent of control
6.8.4.3 Information for external providers
6.8.5 Production and service provision
6.8.5.1 Control of production and service provision
6.8.5.2 Identification and traceability
6.8.5.3 Property belonging to customers or external providers
6.8.5.4 Preservation

6.8.5.5 Post-delivery activities	
6.8.5.6 Control of changes	
	•••
6.8.6 Release of products and services	
6.8.7 Control of nonconforming outputs	
6.9 PERFORMANCE EVALUATION	
6.9.1 Monitoring, measurement, analysis and evaluation	
	•
6.9.1.1 General	
	•••
6.9.1.2 Customer satisfaction	
	•
6.9.1.3 Analysis and evaluation	

6.9.2	Internal audit
6.9.3	Management review
6.9.3.1	General
6.9.3.2	Management review inputs
6.9.3.3	Management review outputs
6.10	IMPROVEMENT
6.10.1	General
6.10.2	Nonconformity and corrective action
6.10.3	Continual improvement

Chapter 7

CERTIFICATION

7.1 PLANNING PROCESS
Table 7.1: Data Required for the Hardware Planning Review
Data Required for the Hardware Planning Review
Plan for Hardware Aspects of Certification
Hardware Design Plan
Hardware Validation Plan Hardware Verification Plan
Hardware Configuration Management Plan
Hardware Process Assurance Plan
Hardware Process Assurance Records
Hardware Requirements, Design, HDL Code, Validation & Verification, and Archive Standards
Tool Qualification Plans Supplier Management Plan
e applier in an agent on a real
7.1.1 Planning Process Objectives
7.1.1 I failing 1 focess Objectives
7.1.2 Planning Process Activities

7.2	HARDWARE DESIGN PROCESS
	Table 7.2: Data Required for the Hardware Development Review
	Data Required for the Hardware Development Review
	Hardware Requirements, Design and HDL Code Standards Hardware Requirements Hardware Design Data
	HDL or Hardware Design Schematics Hardware Traceability Data Hardware Review and Analysis Procedures Hardware Review and Analysis Results
	Hardware Life Cycle Environment Configuration Index Problem Reports Hardware Configuration Management Records Hardware Process Assurance Records
	Hardware Tool Qualification Data
7.2.1	Requirements Capture Process
	····
7.2.2	Conceptual Design Process
7.2.3	Detailed Design Process
	
7.2.4	Implementation Process
7.2.5	Production Transition

... ...

7.2.6 Accep	tance Test
7.2.7 Series	Draduation
7.3 VALI	DATION AND VERIFICATION PROCESS
	Table 7.3: Data Required for the Hardware Verification Review
	Data Required for the Hardware Verification Review
	Hardware Requirements Data
	Hardware Design Representation Data
	HDL or Hardware Design Schematics
	Hardware Verification Procedures Hardware Verification Results
	Hardware Life Cycle Environment Configuration Index
	Problem Reports
	Hardware Configuration Management Records
	Hardware Process Assurance Records
	Hardware Tool Qualification Data
7.3.1 Valida	ation Process
722 Varifi	nation Drangs
1.3.2 Verific	cation Process

7.3.3	Validation and Verification Methods
7.4	CONFIGURATION MANAGEMENT PROCESS
7.4.1	Configuration Management Objectives
7.4.2	Configuration Management Activities
7.4.3	Data Control Categories
7.5	PROCESS ASSURANCE
7.5.1	Process Assurance Objectives
7.5.2	Process Assurance Activities
7.6	CERTIFICATION LIAISON PROCESS

	Table 7.4: Data Required for the Final Certification Hardware Review
	Data Required for the Final Certification Hardware Review
	Hardware Verification Results Hardware Life Cycle Environment Configuration Index Hardware Configuration Index Problem Reports Hardware Configuration Management Records Hardware Process Assurance Records Hardware Accomplishment Summary
7.6.1 Means of	Compliance and Planning
7.6.2 Complian	ace Substantiation
7.7 HARDW	VARE DESIGN LIFECYCLE DATA
7.7.1 Hardware	e Plans
7.7.2 Hardware	e Design Standards and Guidance
7.7.3 Hardware	e Design Data

7.7.4	Validation and Verification Data
	
	Hardware Acceptance Test Criteria
7.7.6	Problem Reports
7.7.7	Hardware Configuration Management Records
7.7.8	Hardware Process Assurance Records
7.7.9	Hardware Accomplishment Summary
7.8	ADDITIONAL CONSIDERATIONS
7.8.1	Use of Previously Developed Hardware
	
7.8.2	Commercial Components Usage

7.8.3 Product Service Experience	
	•••••
7.8.4 Tool Assessment and Qualification	
	•••••
	• •••

Chapter 8

HARDWARE DESIGN LIFECYCLE DATA

8.1 HARDWARE PLANS	
Table 8.1: Data Required for the Hardware Planning Review	
Data Required for the Hardware Planning Review	-
Plan for Hardware Aspects of Certification Hardware Design Plan Hardware Validation Plan Hardware Verification Plan Hardware Configuration Management Plan Hardware Process Assurance Plan Hardware Process Assurance Records Hardware Requirements, Design, HDL Code, Validation & Verification, and Archive Standards Tool Qualification Plans Supplier Management Plan	_
8.1.1 Plan for Hardware Aspects of Certification	

8.1.2	Hardware Design Plan
8.1.3	Hardware Validation Plan
	Hardware Verification Plan
8.1.5	Hardware Configuration Management Plan
8.1.6	Hardware Process Assurance Plan
	
	HARDWARE DESIGN STANDARDS AND GUIDANCE
8.2.1	Requirements Standards
8.2.2	Hardware Design Standards
0.2.2	Hardware Design Standards
	-
8.2.3	Validation and Verification Standards

8.2.4	Hardware Archive Standards
	
Q 2	HARDWARE DESIGN DATA
8.3	HARDWARE DESIGN DATA
	Table 8.2: Data Required for the Hardware Development Review
	Data Required for the Hardware Development Review
	Hardware Requirements, Design and HDL Code Standards
	Hardware Requirements
	Hardware Design Data
	HDL or Hardware Design Schematics Hardware Traceability Data
	Hardware Review and Analysis Procedures
	Hardware Review and Analysis Results
	Hardware Life Cycle Environment Configuration Index
	Problem Reports
	Hardware Configuration Management Records Hardware Process Assurance Records
	Hardware Tool Qualification Data
8.3.1	Hardware Requirements
099	Handware Design Depresentation Date
8.3.2	Hardware Design Representation Data
8.3.2.1	Conceptual Design Data
	
8.3.2.2	Detailed Design Data
_ 	Detailed Design Data

9991	Top-Level Drawing
	Top-Level Drawing
8.3.2.2.2	Assembly Drawings
8.3.2.2.3	Installation Control Drawings
	Hardware/Software Interface Data
8 1 V	ALIDATION AND VERIFICATION DATA
J. T V	ABIDATION AND VEIGH ICATION BAIN
	Table 8.3: Data Required for the Hardware Verification Review
	Data Required for the Hardware Verification Review
	Hardware Requirements Data
	Hardware Design Representation Data
	HDL or Hardware Design Schematics
	Hardware Verification Procedures
	Hardware Verification Results Hardware Life Cycle Environment Configuration Index
	Problem Reports
	Hardware Configuration Management Records
	Hardware Process Assurance Records
	Hardware Tool Qualification Data
	•
8.4.1 T	Traceability Data

8.4.2	Review and Analysis Procedures
8.4.3	Review and Analysis Results
8.4.4	Test Procedures
8.4.5	Test Results
8.5	HARDWARE ACCEPTANCE TEST CRITERIA
8.6	PROBLEM REPORTS
8.7	HARDWARE CONFIGURATION MANAGEMENT RECORDS
8.8	HARDWARE PROCESS ASSURANCE RECORDS

Table 8.4: Data Required for the Final Certification Hardware Review
Data Required for the Final Certification Hardware Review
Hardware Verification Results
Hardware Life Cycle Environment Configuration Index
Hardware Configuration Index
Problem Reports
Hardware Configuration Management Records
Hardware Process Assurance Records
Hardware Accomplishment Summary

...