{"payload":{"header_redesign_enabled":false,"results":[{"id":"239579418","archived":false,"color":"#DAE1C2","followers":2,"has_funding_file":false,"hl_name":"PacoReinaCampo/PU-OR1K","hl_trunc_description":"Processing Unit with OpenRISC-32 / OpenRISC-64","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":239579418,"name":"PU-OR1K","owner_id":49090730,"owner_login":"PacoReinaCampo","updated_at":"2024-07-01T20:06:26.271Z","has_issues":true}},"sponsorable":false,"topics":["openrisc","32-bit","pu","harvard-architecture"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":91,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253APacoReinaCampo%252FPU-OR1K%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/PacoReinaCampo/PU-OR1K/star":{"post":"NrB4MeQJD-6dGfWl1KicZBo1DS8ztelp_G1C-nS-OnfITcWNGY1C5Tf59xClG4u7TeGfO7Vvfcc4FmLbUrg3FA"},"/PacoReinaCampo/PU-OR1K/unstar":{"post":"XNJ1TMu_6KuB1eT-gKginc_gaSUEoMOr2khcKc2cuK4WyDAAvyyNysOMdDxibGaRmI-s7uIBrH7w2GSKSm6hsg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UNM2bHeTVy3rajcFkZCt2_CfGYJJ9JdqHlRj0Jh0nPtXBf9hK3HXYLbKRMizmXoV_6kpO-5KzGlR6IuN3HV-jw"}}},"title":"Repository search results"}