

Paco Reina Campo

Abstract
----------

Systems.

### Contents

1		ERVIEW
	1.1	DEPENDENCES
	1.2	HARDWARE PROJECT
	1.3	SOFTWARE PROJECT
_	DEI	
2		RIPHERAL
	2.1	MPSoC-DBG
	2.2	MPSoC-DMA
	2.3	MPSoC-GPIO
	2.4	MPSoC-MPI
	2.5	MPSoC-MPRAM
	2.6	MPSoC-MSI
	2.7	MPSoC-NoC
	2.8	MPSoC-SPRAM
	2.9	MPSoC-UART
3	$\mathbf{AR}$	CHITECTURE
	3.1	PROCESSIGN UNIT 9
		3.1.1 PU-MSP430
		3.1.2 PU-OR1K
		3.1.3 PU-RISCV
	3.2	SYSTEM ON CHIP
		3.2.1 SoC-MSP430
		3.2.2 SoC-OR1K
		3.2.3 SoC-RISCV
	3.3	MULTI-PROCESSOR SYSTEM ON CHIP
	0.0	3.3.1 MPSoC-MSP430
		3.3.2 MPSoC-OR1K
		3.3.3 MPSoC-RISCV
		5.5.5 MF 50C-M5CV
4	EN	VIRONMENT 11
	4.1	DESIGN AND VERIFICATION
		4.1.1 PU-DV
		4.1.2 SoC-DV
		4.1.3 MPSoC-DV
	4.2	REAL TIME OPERATING SYSTEM
	1.2	4.2.1 PU-RTOS
		4.2.2 SoC-RTOS
		4.2.3 MPSoC-RTOS
		4.2.5 MI 50C-R1OS
5	$\mathbf{AC}$	CELERATOR 13
	5.1	NEURAL TURING MACHINE
		5.1.1 PU-NTM
		5.1.2 SoC-NTM
		5.1.3 MPSoC-NTM
	5.2	DIFFERENTIABLE NEURAL COMPUTER
	٠. <u>ـ</u> ـ	5.2.1 PU-DNC
		5.2.2 SoC-DNC

		5.2.3	MPSoC-DNC	14
6	AD	VANC	ED	15
	6.1	FINA	NCIAL TECHNOLOGY	
		6.1.1	PU-FinTech	15
		6.1.2	SoC-FinTech	16
		6.1.3	MPSoC-FinTech	16
	6.2	ENER	GY TECHNOLOGY	17
		6.2.1	PU-EnergyTech	17
		6.2.2	SoC-EnergyTech	17
		6.2.3	MPSoC-EnergyTech	18
	6.3	LIFE '	TECHNOLOGY	18
		6.3.1	PU-LifeTech	18
		6.3.2	SoC-LifeTech	18
		6.3.3	MPSoC-LifeTech	20

#### List of Tables

# List of Figures

1.1	Dependences	5
	Hardware Project	
1.3	Software Project	6
6.1	PU FinTech	15
6.2	SoC FinTech	16
6.3	MPSoC FinTech	16
6.4	PU EnergyTech	17
6.5	SoC EnergyTech	17
6.6	MPSoC EnergyTech	18
6.7	PU LifeTech	19
6.8	SoC LifeTech	16
6.9	MPSoC LifeTech	20

#### **OVERVIEW**

1.1 DEPENDENCES

Sc. MSP430

Architecture

MPSoC DAG

MPSoC DAG

MPSoC DAG

Architecture

Architecture

Architecture

Architecture

MSoC DAG

MSoC DAG

Architecture




Figure 1.1: Dependences

#### 1.2 HARDWARE PROJECT




Figure 1.2: Hardware Project

1.3 SOFTWARE PROJECT
Software Deleted   Software De
Figure 1.3: Software Project

## **PERIPHERAL**

	MPSoC-DBG
2.2	MPSoC-DMA
	MPSoC-GPIO
2.4	MPSoC-MPI
	MPSoC-MPRAM

2.6	MPSoC-MSI
2.7	MPSoC-NoC
2.8	MPSoC-SPRAM
2.9	MPSoC-UART
	·· ·····

## **ARCHITECTURE**

	PROCESSIGN UNIT
3.1.1	PU-MSP430
3.1.2	PU-OR1K
3.1.3	PU-RISCV
3.2	SYSTEM ON CHIP
	SoC-MSP430

	SoC-OR1K
	SoC-RISCV
	MULTI-PROCESSOR SYSTEM ON CHIP
	MPSoC-MSP430
··· ··· ·· ·	
	MPSoC-OR1K
	MPSoC-RISCV

## **ENVIRONMENT**

	<b></b>
4.1	DESIGN AND VERIFICATION
4.1.1	$\operatorname{PU-DV}$
	$\mathbf{SoC} ext{-}\mathbf{DV}$
4.1.3	MPSoC-DV
4.2	REAL TIME OPERATING SYSTEM
	<del></del>
4.2.1	PU-RTOS

4.2.2	SoC-RTOS
4.2.3	MPSoC-RTOS

... ..... .. ....

## **ACCELERATOR**

	· ·····
5.1	NEURAL TURING MACHINE
5.1.1	$\operatorname{PU-NTM}$
	·
5.1.2	$\mathbf{SoC} ext{-}\mathbf{NTM}$
5.1.3	MPSoC-NTM
5.2	DIFFERENTIABLE NEURAL COMPUTER
	·
5.2.1	PU-DNC

5.2.2 SoC-DNC		
5.2.3 MPSoC-DNC		
5.2.3 MPSoC-DNC		
5.2.3 MPSoC-DNC	522	SoC-DNC
5.2.3 MPSoC-DNC	0.2.2	500-0110
5.2.3 MPSoC-DNC		
5.2.3 MPSoC-DNC		
5.2.3 MPSoC-DNC		
		AFDG G DAIG
	5.2.3	MPSoC-DNC

... ..... .. ....

### **ADVANCED**

6.1 FINANC	IAL TECHNOLOGY
6.1.1 PU-FinTec	:h
	MPSoC_GPIO Peripheral
	MPSoC_MPI Peripheral  MPSoC_MPRAM Peripheral  PU_MSP430 Architecture PU_DV Advanced  PU_FinTech Advanced  PU_DNC Advanced  PU_DNC Advanced
l	Peripheral PU_RISCV Architecture  MPSoC_DBG Peripheral  MPSoC_DBG Peripheral
	MPSoC DMA Peripheral  Figure 6.1: PU FinTech

#### 6.1.2 SoC-FinTech




Figure 6.2: SoC FinTech

#### 6.1.3 MPSoC-FinTech

... ..... .. ....




Figure 6.3: MPSoC FinTech

#### **ENERGY TECHNOLOGY** 6.2.1 PU-EnergyTech ... MPSoC\_GPIO Peripheral MPSoC\_MPI Peripheral MPSoC\_MPRAM Peripheral PU\_MSP430 Architecture MPSoC MSI PU NTM Peripheral PU OR1K PU DV PU\_EnergyTech Advanced Architecture Environment MPSoC SPRAM PU DNC Peripheral PU\_RISCV Architecture MPSoC\_UART Peripheral MPSoC\_DBG Peripheral MPSoC\_DMA Peripheral Figure 6.4: PU EnergyTech ... .... ..... .. .... 6.2.2 SoC-EnergyTech MPSoC\_NoC Peripheral MPSoC UART SoC\_MSP430 Architecture MPSoC\_DBG Peripheral SoC\_NTM Advanced MPSoC\_DMA Peripheral SoC\_OR1K Architecture SoC\_DV Environment SoC\_EnergyTech Advanced SoC\_DNC Advanced MPSoC\_GPIO Peripheral SoC RISCV Architecture MPSoC\_MPI Peripheral PU\_MSP430 Architecture

Figure 6.5: SoC EnergyTech

PU\_DV Environment


PU\_DNC Advanced PU\_EnergyTech Advanced

MPSoC\_MPRAM Peripheral

MPSoC MSI

MPSoC\_SPRAM Peripheral PU\_OR1K Architecture

PU RISCV






Figure 6.7: PU LifeTech




Figure 6.8: SoC LifeTech




Figure 6.9: MPSoC LifeTech

PU\_DV Environment

MPSoC\_MPI Peripheral

MPSoC\_MPRAM Peripheral

MPSoC\_MSI

MPSoC\_SPRAM Peripheral MPSoC\_RISCV Architecture

PU\_MSP430

PU OR1K

PU\_RISCV Architecture Advanced

PU\_NTM Advanced

> PU\_DNC Advanced

PU\_LifeTech

Advanced