MPSoC-DBG

QueenField

White the state of the state of

Paco Reina Campo

Abstract

Debugger on Chip for a Multi-Processor System on Chip. A Multi-Processor System on Chip (MPSoC) is a System on Chip (SoC) which includes multiple Processing Units (PU). As such, it is a Multi-Core System-on-Chip. All PUs are linked to each other by a Network on Chip (NoC). These technologies meet the performance needs of multimedia applications, telecommunication architectures or network security. A Debugger on Chip (DBG) is a Hardware-Software System that is used to test and debug Hardware Description Languages. The code to be examined is running on a simulator, a technique that allows great power in its ability to halt when specific conditions are encountered. When a hardware description crashes, debuggers show the position of the error in the target description.

Contents

111	TRODUCTION
PE	CRIPHERAL
2.1	
2.2	
2.3	
$\frac{2.3}{2.4}$	
$\frac{2.4}{2.5}$	
2.6	
2.7	
2.8	
2.9	MPSoC-UART
ΑF	RCHITECTURE
3.1	PROCESSIGN UNIT
	3.1.1 PU-MSP430
	3.1.2 PU-OR1K
	3.1.3 PU-RISCV
3.2	
ა.2	# - # - # - # - # - # - # - # - # - # -
	3.2.2 SoC-OR1K
	3.2.3 SoC-RISCV
3.3	
	3.3.1 MPSoC-MSP430
	3.3.2 MPSoC-OR1K
	3.3.3 MPSoC-RISCV
EN	IVIRONMENT
4.1	
1.1	4.1.1 PU-DV
	4.1.2 SoC-DV
	4.1.2 SOC-DV
4.0	
4.2	
	4.2.1 PU-RTOS
	4.2.2 SoC-RTOS
	4.2.3 MPSoC-RTOS
AC	CCELERATOR
5.1	NEURAL TURING MACHINE
	5.1.1 PU-NTM
	5.1.2 SoC-NTM
F 0	01210 1122 200 11232 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
5.2	
	5.2.1 PU-DNC
	5.2.2 SoC-DNC
	5.2.3 MPSoC-DNC
AΓ	OVANCED
	FINANCIAL TECHNOLOGY

	6.1.1	PU-FinTech	14
	6.1.2	SoC-FinTech	14
	6.1.3	MPSoC-FinTech	14
6.2	ENER	GY TECHNOLOGY 1	14
	6.2.1	PU-EnergyTech	14
	6.2.2	SoC-EnergyTech	15
	6.2.3	MPSoC-EnergyTech	15
6.3		TECHNOLOGY	
	6.3.1	PU-LifeTech	15
	6.3.2	SoC-LifeTech	15
	6.3.3	MPSoC-LifeTech	15

List of Tables

List of Figures

INTRODUCTION

5

PERIPHERAL

2.1	MPSoC-DBG
	MPSoC-DMA
 2.3	MPSoC-GPIO
	MPSoC-MPI
	MPSoC-MPRAM

2.6	MPSoC-MSI
	·
	MPSoC-NoC
2.8	MPSoC-SPRAM
	·
2.9	MPSoC-UART

ARCHITECTURE

3.1	PROCESSIGN UNIT
	PU-MSP430
	PU-OR1K
	PU-RISCV
	SYSTEM ON CHIP
3.2.1 	SoC-MSP430

3.2.2	SoC-OR1K
	SoC-RISCV
	MULTI-PROCESSOR SYSTEM ON CHIP
	MPSoC-MSP430
	MPSoC-OR1K
	MPSoC-RISCV

ENVIRONMENT

	
4.1	DESIGN AND VERIFICATION
4.1.1	$\operatorname{PU-DV}$
	$\mathbf{SoC} ext{-}\mathbf{DV}$
4.1.3	MPSoC-DV
4.2	REAL TIME OPERATING SYSTEM
	
4.2.1	PU-RTOS

4.2.2	SoC-RTOS
4.2.3	MPSoC-RTOS

...

ACCELERATOR

	· ·····
5.1	NEURAL TURING MACHINE
5.1.1	$\operatorname{PU-NTM}$
	·
5.1.2	$\mathbf{SoC} ext{-}\mathbf{NTM}$
5.1.3	MPSoC-NTM
5.2	DIFFERENTIABLE NEURAL COMPUTER
	·
5.2.1	PU-DNC

	••••
5.2.2	SoC-DNC
	
5.2.3	MPSoC-DNC

...

ADVANCED

6.1	FINANCIAL TECHNOLOGY
6.1.1	PU-FinTech
6.1.2	SoC-FinTech
6.1.3	MPSoC-FinTech
	ENERGY TECHNOLOGY
6.2.1	PU-EnergyTech

6.2.2	SoC-EnergyTech
6.2.3	MPSoC-EnergyTech
	
6.3	LIFE TECHNOLOGY
6.3.1	PU-LifeTech
	
6.3.2	SoC-LifeTech
	
6.3.3	MPSoC-LifeTech
	