# 1. INTRODUCTION

A System on Chip (SoC) is an integrated circuit that integrates components of a computer system (PU, RAM, GPIO, etc). As they are integrated on a single substrate, SoCs consume much less power and take up much less area than multi-chip designs with equivalent functionality. SoCs are common in the mobile computing, embedded systems and the Internet of Things.

The MSP430 implementation has a 16 bit Microarchitecture, 3 stages data pipeline and an Instruction Set Architecture based on Reduced Instruction Set Computer. Compatible with Wishbone Bus. Only For Researching.

## 2. PROJECTS

## 2.1. CORE-MSP430

## 2.1.1. Parameters

### 2.1.1.1. Basic System Configuration

Description	Parameter	Type	Default
Program Memory Size	PMEM_SIZE	integer	16384
Data Memory Size	$DMEM\_SIZE$	integer	4096
Include/Exclude Hardware Multiplier	MULTIPLYING	bit	1
Include/Exclude Serial Debug interface	DBG_ON	bit	1

## 2.1.1.2. Advanced System Configuration (for experienced users)

Description	Parameter	Type	Default
Peripheral Memory Space	PER_SIZE	integer	512
Custom user version number	USER_VERSION	bit vector	0
Watchdog timer	WATCHDOG	bit	1
Non-Maskable-Interrupt support	NMI_EN	bit	1
Number of available IRQs	IRQ_16	bit	1
Number of available IRQs	$IRQ_32$	bit	0
Number of available IRQs	IRQ_64	bit	0
Input synchronizers	SYNC_NMI	bit	1
Input synchronizers	SYNC_CPU_EN	bit	0
Input synchronizers	$SYNC\_DBG\_EN$	bit	0
Debugger definition	DBG_RST_BRK_EN	bit	0

# 2.1.1.3. Expert System Configuration (experts only)

Description	Parameter	Type	Default
Hardware breakpoint/watchpoint units	DBG_HWBRK	bit vector	1
Select serial debug interface protocol	DBG_UART	bit	0
Select serial debug interface protocol	DBG_I2C	bit	1
I2C broadcast address	DBG_I2C_BROADCASTC	bit	1
Hardware breakpoint RANGE mode	$HWBRK\_RANGE$	bit	1
ASIC version	ASIC	bit	1

# 2.1.1.4. ASIC System Configuration (experts/professionals only)

Description	Parameter	Type	Default
LOW POWER MODE: SCG	SCG_EN	bit vector	1
FINE GRAINED CLOCK GATING	CLOCK_GATING	bit	1
ASIC CLOCKING	ASIC_CLOCKING	bit	1
LFXT CLOCK DOMAIN	LFXT_DOMAIN	bit	1
MCLK: Clock Mux	MCLK_MUX	bit	1
SMCLK: Clock Mux	SMCLK_MUX	bit	1
WATCHDOG: Clock Mux	WATCHDOG_MUX	bit	1
WATCHDOG: Clock No-Mux	WATCHDOG_NOMUX_ACLK	bit	0
MCLK: Clock divider	MCLK_DIVIDER	bit	1
SMCLK: Clock divider $(/1/2/4/8)$	SMCLK_DIVIDER	bit	1
ACLK: Clock divider $(/1/2/4/8)$	ACLK_DIVIDER	bit	1
LOW POWER MODE: CPUOFF	CPUOFF_EN	bit	1
LOW POWER MODE: OSCOFF	OSCOFF_EN	bit	1

# 2.1.1.5. System Constants (do not edit)

Description	Parameter	Type	Default
Program Memory Size	PMEM_AWIDTH	integer	13
Data Memory Size	DMEM_AWIDTH	integer	11
Peripheral Memory Size	PER_AWIDTH	integer	8
Data Memory Base Adresses	$DMEM\_BASE$	integer	N
Program Memory	PMEM_MSB	integer	N
Data Memory	$DMEM\_MSB$	integer	N
Peripheral Memory	PER_MSB	integer	N
Number of available IRQs	$IRQ\_NR$	integer	16
Instructions type	$INST\_SOC$	integer	0
Instructions type	$INST\_JMPC$	integer	1
Instructions type	INST_TOC	integer	2
Single-operand arithmetic	RRC	integer	0

Description	Parameter	Type	Default
Single-operand arithmetic	SWPB	integer	1
Single-operand arithmetic	RRA	integer	2
Single-operand arithmetic	SXTC	integer	3
Single-operand arithmetic	PUSH	integer	4
Single-operand arithmetic	$\operatorname{CALL}$	integer	5
Single-operand arithmetic	RETI	integer	6
Single-operand arithmetic	IRQX	integer	7
Conditional jump	$\overline{ m JNE}$	integer	0
Conditional jump	$_{ m JEQ}$	integer	1
Conditional jump	$\overline{\text{JNC}}$	integer	2
Conditional jump	$_{ m JC}$	integer	3
Conditional jump	JN	integer	4
Conditional jump	$_{ m JGE}$	integer	5
Conditional jump	${ m JL}$	integer	6
Conditional jump	JMP	integer	7
Two-operand arithmetic	MOV	integer	0
Two-operand arithmetic	ADD	integer	1
Two-operand arithmetic	ADDC	integer	2
Two-operand arithmetic	SUBC	integer	3
Two-operand arithmetic	SUBB	integer	4
Two-operand arithmetic	CMP	integer	5
Two-operand arithmetic	DADD	integer	6
Two-operand arithmetic	BITC	integer	7
Two-operand arithmetic	BIC	integer	8
Two-operand arithmetic	BIS	integer	9
Two-operand arithmetic	XORX	integer	10
Two-operand arithmetic	ANDX	integer	11
Addressing modes	DIR	integer	0
Addressing modes	IDX	integer	1
Addressing modes	INDIR	integer	2
Addressing modes	$INDIR\_I$	integer	3
Addressing modes	SYMB	integer	4
Addressing modes	IMM	integer	5
Addressing modes	ABSC	integer	6
Addressing modes	CONST	integer	7
Instruction state machine	$I\_IRQ\_FETCH$	bit vector	000
Instruction state machine	$I\_IRQ\_DONE$	bit vector	001
Instruction state machine	$I\_DEC$	bit vector	010
Instruction state machine	$I\_EXT1$	bit vector	011
Instruction state machine	$I\_EXT2$	bit vector	100
Instruction state machine	$I\_IDLE$	bit vector	101
Execution state machine	$E\_SRC\_AD$	bit vector	X5
Execution state machine	$E\_SRC\_RD$	bit vector	X6
Execution state machine	$E\_SRC\_WR$	bit vector	X7

Description	Parameter	Type	Default
Execution state machine	E_DST_AD	bit vector	X8
Execution state machine	E_DST_RD	bit vector	X9
Execution state machine	E_DST_WR	bit vector	XA
Execution state machine	$E\_EXEC$	bit vector	XB
Execution state machine	E_JUMP	bit vector	XC
Execution state machine	$E\_IDLE$	bit vector	XD
Execution state machine	$E_IRQ_0$	bit vector	X2
Execution state machine	$E_IRQ_1$	bit vector	X1
Execution state machine	$E_IRQ_2$	bit vector	X0
Execution state machine	$E_IRQ_3$	bit vector	Х3
Execution state machine	$E_IRQ_4$	bit vector	X4
ALU control signals	ALU_SRC_INV	integer	0
ALU control signals	ALU_INC	integer	1
ALU control signals	ALU_INC_C	integer	2
ALU control signals	ALU_ADD	integer	3
ALU control signals	ALU_AND	integer	4
ALU control signals	ALU_OR	integer	5
ALU control signals	ALU XOR	integer	6
ALU control signals	ALU DADD	integer	7
ALU control signals	ALU_STAT_7	integer	8
ALU control signals	ALU_STAT_F	integer	9
ALU control signals	ALU_SHIFT	integer	10
ALU control signals	EXEC_NO_WR	integer	11
Debug interface	DBG_UART_WR	integer	18
Debug interface	DBG_UART_BW	integer	17
Debug interface CPU_CTL register	HALT	integer	0
Debug interface CPU_CTL register	RUN	integer	1
Debug interface CPU_CTL register	ISTEP	integer	2
Debug interface CPU_CTL register	SW_BRK_EN	integer	3
Debug interface CPU_CTL register	FRZ_BRK_EN	integer	4
Debug interface CPU_CTL register	RST_BRK_EN	integer	5
Debug interface CPU_CTL register	CPU_RST	integer	6
Debug interface BRKx_CTL register	BRK MODE RD	integer	0
Debug interface BRKx_CTL register	BRK_MODE_WR	integer	1
Debug interface BRKx_CTL register	BRK_EN	integer	2
Debug interface BRKx_CTL register	BRK_I_EN	integer	3
Debug interface BRKx_CTL register	BRK_RANGE	integer	4
Basic clock module: BCSCTL2 Control Register	SELMX	integer	7
Basic clock module: BCSCTL2 Control Register	SELS	integer	3
MCLK Clock gate	MCLK_CGATE	bit	1
SMCLK Clock gate	SMCLK_CGATE	bit	1
Debug interface: CPU version	CPU_VERSION	bit vector	010
Debug interface: Or o version  Debug interface: Software breakpoint opcode	DBG SWBRK OP	bit vector	X4343
	DBG_SWBRK_OF DBG_UART_AUTO_SYNC	bit vector	1
UART interface auto data synchronization	DDG_UARI_AUTO_SYNC	DIU	1

Description	Parameter	Type	Default
Counter width for the debug interface UART Debug UART interface data rate Debug interface input synchronizer MULTIPLIER CONFIGURATION	DBG_UART_XFER_CNT_W DBG_UART_BAUD DBG_DCO_FREQ DBG_UART_CNT DBG_UART_CNTB SYNC_DBG_UART_RXD MPY 16X16	integer integer integer integer bit vector bit bit	16 2000000 20000000 N N 1

## 3. WORKFLOW

## 3.1. MSP430 ARCHITECTURE

## **3.1.1.** Library

### 3.1.2. Toolchain

sudo apt install gcc-msp430

## 3.1.3. Software

## 3.2. FRONT-END OPEN SOURCE TOOLS

### 3.2.1. Verilator

SystemVerilog System Description Language Simulator

A System Description Language Simulator (translator) is a computer program that translates computer code written in a Programming Language (the source language) into a Hardware Design Language (the target language). The compiler is primarily used for programs that translate source code from a high-level programming language to a low-level language to create an executable program.

type:

git clone http://git.veripool.org/git/verilator

cd verilator
autoconf
./configure
make
sudo make install

```
cd sim/verilog/regression/wb/vtor
source SIMULATE-IT
cd sim/verilog/regression/ahb3/vtor
source SIMULATE-IT
```

### 3.2.2. Icarus Verilog

Verilog Hardware Description Language Simulator

A Hardware Description Language Simulator uses mathematical models to replicate the behavior of an actual hardware device. Simulation software allows for modeling of circuit operation and is an invaluable analysis tool. Simulating a circuit's behavior before actually building it can greatly improve design efficiency by making faulty designs known as such, and providing insight into the behavior of electronics circuit designs.

```
type:
```

```
git clone https://github.com/steveicarus/iverilog
cd iverilog
sh autoconf.sh
./configure
make
sudo make install
cd sim/verilog/regression/wb/iverilog
source SIMULATE-IT
cd sim/verilog/regression/ahb3/iverilog
source SIMULATE-IT
```

### 3.2.3. GHDL

VHDL Hardware Description Language Simulator

A Hardware Description Language Simulator uses mathematical models to replicate the behavior of an actual hardware device. Simulation software allows for modeling of circuit operation and is an invaluable analysis tool. Simulating a circuit's behavior before actually building it can greatly improve design efficiency by making faulty designs known as such, and providing insight into the behavior of electronics circuit designs.

```
type:
git clone https://github.com/ghdl/ghdl
cd ghdl
```

```
./configure --prefix=/usr/local
make
sudo make install
cd sim/vhdl/regression/wb/ghdl
source SIMULATE-IT
cd sim/vhdl/regression/ahb3/ghdl
source SIMULATE-IT
```

## 3.2.4. Yosys-ABC

Verilog Hardware Description Language Synthesizer

A Hardware Description Language Synthesizer turns a RTL implementation into a Logical Gate Level implementation. Logical design is a step in the standard design cycle in which the functional design of an electronic circuit is converted into the representation which captures logic operations, arithmetic operations, control flow, etc. In EDA parts of the logical design is automated using synthesis tools based on the behavioral description of the circuit.

Hardware Description Language Optimizer

A Hardware Description Language Optimizer finds an equivalent representation of the specified logic circuit under specified constraints (minimum area, prespecified delay). This tool combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

```
type:
```

```
git clone https://github.com/YosysHQ/yosys

cd yosys

make

sudo make install

cd synthesis/yosys

source SYNTHESIZE-IT
```

### 3.3. BACK-END OPEN SOURCE TOOLS

```
Library type:
sudo apt update
sudo apt upgrade
```

sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgsl-dev \
libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh
mkdir qflow
cd qflow

#### 3.3.1. Qflow

Back-End Workflow

type:

git clone https://github.com/RTimothyEdwards/qflow

cd qflow
./configure
make
sudo make install

## 3.3.2. Magic

#### Floor-Planner

A Floor-Planner of an Integrated Circuit (IC) is a schematic representation of tentative placement of its major functional blocks. In modern electronic design process floor-plans are created during the floor-planning design stage, an early stage in the hierarchical approach to Integrated Circuit design. Depending on the design methodology being followed, the actual definition of a floor-plan may differ.

### Standard Cell Checker

A Standard Cell Checker is a geometric constraint imposed on Printed Circuit Board (PCB) and Integrated Circuit (IC) designers to ensure their designs function properly, reliably, and can be produced with acceptable yield. Design Rules for production are developed by hardware engineers based on the capability of their processes to realize design intent. Design Rule Checking (DRC) is used to ensure that designers do not violate design rules.

#### Standard Cell Editor

A Standard Cell Editor allows to print a set of standard cells. The standard cell methodology is an abstraction, whereby a low-level VLSI layout is encapsulated into a logical representation. A standard cell is a group of transistor and interconnect structures that provides a boolean logic function (AND, OR, XOR, XNOR, inverters) or a storage function (Flip-Flop or Latch).

type:

```
git clone https://github.com/RTimothyEdwards/magic
```

```
cd magic
./configure
make
sudo make install
```

### 3.3.3. Graywolf

### Standard Cell Placer

A Standard Cell Placer takes a given synthesized circuit netlist together with a technology library and produces a valid placement layout. The layout is optimized according to the aforementioned objectives and ready for cell resizing and buffering, a step essential for timing and signal integrity satisfaction. Physical design flow are iterated a number of times until design closure is achieved.

type:

```
git clone https://github.com/rubund/graywolf
```

```
cd graywolf
mkdir build
cd build
cmake ..
make
sudo make install
```

#### 3.3.4. OpenSTA

## Standard Cell Timing-Analizer

A Standard Cell Timing-Analizer is a simulation method of computing the expected timing of a digital circuit without requiring a simulation of the full circuit. High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate. Measuring the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps.

type:

```
git clone https://github.com/The-OpenROAD-Project/OpenSTA
```

```
cd OpenSTA
mkdir build
cd build
cmake ..
```

make
sudo make install

## 3.3.5. Qrouter

#### Standard Cell Router

A Standard Cell Router takes pre-existing polygons consisting of pins on cells, and pre-existing wiring called pre-routes. Each of these polygons are associated with a net. The primary task of the router is to create geometries such that all terminals assigned to the same net are connected, no terminals assigned to different nets are connected, and all design rules are obeyed.

type:

git clone https://github.com/RTimothyEdwards/qrouter

cd qrouter
./configure
make
sudo make install

#### 3.3.6. Irsim

## Standard Cell Simulator

A Standard Cell Simulator treats transistors as ideal switches. Extracted capacitance and lumped resistance values are used to make the switch a little bit more realistic than the ideal, using the RC time constants to predict the relative timing of events. This simulator represents a circuit in terms of its exact transistor structure but describes the electrical behavior in a highly idealized way.

type:

git clone https://github.com/RTimothyEdwards/irsim

cd irsim
./configure
make
sudo make install

## **3.3.7.** Netgen

#### Standard Cell Verifier

A Standard Cell Verifier compares netlists, a process known as LVS (Layout vs. Schematic). This step ensures that the geometry that has been laid out

matches the expected circuit. The greatest need for LVS is in large analog or mixed-signal circuits that cannot be simulated in reasonable time. LVS can be done faster than simulation, and provides feedback that makes it easier to find errors.

type:

git clone https://github.com/RTimothyEdwards/netgen

cd netgen
./configure
make
sudo make install
cd synthesis/qflow
source FLOW-IT

## 3.4. FOR WINDOWS USERS!

- 1. Settings  $\to$  Apps  $\to$  Apps & features  $\to$  Related settings, Programs and Features  $\to$  Turn Windows features on or off  $\to$  Windows Subsystem for Linux
- 2. Microsoft Store  $\rightarrow$  INSTALL UBUNTU

Library type:

```
sudo apt update
sudo apt upgrade
```

sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgs1-dev \ libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh

#### 3.4.1. Front-End

```
type:
```

```
sudo apt install verilator
sudo apt install iverilog
sudo apt install ghdl

cd /mnt/c/../sim/verilog/regression/wb/iverilog
source SIMULATE-IT
sudo apt install yosys

cd /mnt/c/../synthesis/yosys
source SYNTHESIZE-IT
```

## 3.4.2. Back-End

```
type:
mkdir qflow
cd qflow
git clone https://github.com/RTimothyEdwards/magic
git clone https://github.com/rubund/graywolf
git clone https://github.com/The-OpenROAD-Project/OpenSTA
git clone https://github.com/RTimothyEdwards/qrouter
git clone https://github.com/RTimothyEdwards/irsim
git clone https://github.com/RTimothyEdwards/netgen
git clone https://github.com/RTimothyEdwards/qflow
cd /mnt/c/../synthesis/qflow
source FLOW-IT
```

# 4. CONCLUSION