## 1. INTRODUCTION

```
Download Migen:
git clone https://github.com/PacoReinaCampo/migen
Install Migen:
cd migen
source INSTALL-IT-IT
Synthesize the work:
cd migen/examples/basic
source TEST-IT
Simulate the work:
cd migen/examples/sim
source TEST-IT
```

## 2. PROJECTS

```
<=> m2s_addr
dat_r <=> s2m_data
ack <=> s2m_ack
error <=> s2m_error
     <=> m2s_we
dat_w <=> m2s_data
 module top(
    input
                  sys_clk,
    {\tt input}
                  sys_rst,
    input
                  we,
    output
                  ack,
    output
                  error,
    input [31:0] dat_w,
    output [31:0] dat_r,
    input [6:0] adr
 );
 reg [31:0] mem[0:99];
 reg [ 6:0] memadr;
 always @(posedge sys_clk) begin
    if (we) begin
     mem[adr] <= dat_w;</pre>
      ack
             <= 1'b1;
```

```
end
else begin
    ack <= 1'b0;
end
    memadr <= adr;
end

assign dat_r = mem[memadr];
assign error = 1'b0;

initial begin
    $readmemh("mem.init", mem);
end
endmodule</pre>
```

## 3. WORKFLOW

## 4. CONCLUSION