

LKS32MC08X with built-in 6N driver Datasheet

© 2020 All rights reserved by Linko Semiconductor Confidential. Unauthorized dissemination is prohibited.

1

1 Overview

1.1 Function

LKS32MC084D/086 is a 32-bit MCU targeting motor control applications. With the three-phase full-bridge bootstrap gate driver, it can directly drive six N-channel MOSFETs.

Features

- ➤ 96MHz 32-bit RISC core
- Customized instruction set DSP for motor control
- > Ultra low power sleep mode, 10uA sleep current with low low power consumption
- ➤ Three-phase full-bridge bootstrap gate driver
- Industrial temperature range
- High ESD and group pulse reliability

Memory

- ➤ 64/32kB Flash with optional encryption to prevent hex theft
- > 8kB RAM

Operating Conditions

- \triangleright Dual power supply. The MCU is powered by 2.2V \sim 5.5V voltage, with an integrated internal LDO for the digital circuit. Drive module power supply please refer to Chapter 22.
- ➤ Operating Conditions: -40~105°C

Clock

- \triangleright 4MHz built-in high-precision RC oscillator, with an accuracy of ± 1% at -40 \sim 105 °C
- ➤ 32KHz built-in low-speed clock for low-power mode
- Operating on an external 4MHz crystal is available
- ➤ Internal PLL up to 96 MHz

Peripheral Modules

- ➤ Two UARTs
- One SPI, support master-slave mode
- One IIC, support master-slave mode
- ➤ One CAN-bus (084D without CAN), recommended to use external crystal as reference clock
- > Two 16-bit standard timers (TIM), support capture and edge-aligned PWM function
- > Two 32-bit standard timers (TIM), support capture and edge-aligned PWM function; support orthogonal code input, CW/CCW input, and pulse&symbol input
- ➤ Motor control PWM module, supports 8 channels/4 pairs of PWM waveform output, independent dead-band control
- ► Hall signal interface with speed measurement and debouncing function
- Hardware watchdog



➤ 4 Groups of 16bit GPIO at the most. P0.0/P0.1/P1.0/P1.1 could be used as wake-up source.
P0.15 ~ P0.0 could be used as external IRQ source

Analog Modules

- ➤ 12bit SAR ADC, simultaneous double sampling, 3Msps sampling and conversion rate, up to 13 analog signal channels
- Four operational amplifiers. Differential PGA mode is available.
- ➤ Two comparators. Hysteresis mode is available.
- > 12bit digital-to-analog converter (DAC)
- ➤ ± 2 °C built-in temperature sensor
- > 1.2V 0.5% built-in linear regulator
- Low-power LDO and power monitoring circuit
- > RC oscillator with high precision and low temperature drift
- Crystal oscillator circuits

1.2 Performance Advantages

- ➤ High reliability, high integration level, small package size, saving BOM cost;
- ➤ Integrated 4 channels high-speed OPAs and 2 channels comparators, meeting the needs of different system topology like single resistance/double resistance/three resistance current sampling;
- ➤ High-speed OPA is integrated with over-voltage protection circuit, which allows high-voltage common-mode signals to be input, which could support direct current sampling of MOSFET resistance with the simplest circuit topology.
- ➤ Via a proprietary technique, ADC and high-speed OPA could cooperate well, making them able to handle a wider current dynamic range, while ensuring the sampling precision of high-speed small current and low-speed hight current;
- > The control circuit is simple and efficient, with strong anti-interference ability, stable and reliable;
- ➤ Three-phase full-bridge bootstrap gate driver is integrated

Applicable to control systems such as inductive BLDC/non-inductive BLDC/inductive FOC/non-inductive FOC and stepper motors, permanent magnet synchronous and asynchronous motors.



1.3 Naming Conventions




Fig. 1-1 Naming Conventions of Linko Components



1.4 Resource Diagram

P3_14 P3_0 Global Analog Bus 8kB SRAM 64kB flash MCU Interrupt controller SWD PGA (x4) CMP (x2) 12bit DAC HALL Timer (x4) DSP REF **Analog Resources Digital Resources** IIC Master/Slave SPI Master/Slave UART Tx/Rx (x2) I/O Multiplexer 3-Phase Gate driver Peripheral Resources Power down Detector 96MHz PLL LDO15 POR/BOR External RST Xtal Oscillator Power & Reset System **Clock Resources**

LKS32MC086N8Q8 Resource Diagram

Fig. 1-2 LKS32MC086N8Q8 Resource Diagram

For detail resource information of LKS32MC084DF6Q8, please refer to chip selection guide.

1.5 FOC System Example




Fig. 1-3 LKS32MC086N8Q8 Simplified Schematic of FOC System

2 Device Selection Guide

Table 2-1 LKS08x family device selection guide

	Frequency (MHz)	Flash (kB)	RAM (kB)	ADC ch.	DAC	Comparator	Comparator ch.	OPA	HALL	SPI	IIC	UART	CAN	Temp. Sensor	PLL	QEP	Gate driver	Gate Driver current (A)	Pre-drive supply (V)	Gate floating voltage (V)	Others	Package
LKS32MC080R8T8	96	64	8	13	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes						LQFP64
LKS32MC081C8T8	96	64	8	12	12BITx1	2	9	4	3	1	1	2		Yes	Yes							TQFP48
LKS32MC082K8Q8	96	64	8	8	12BITx1	2	6	3	3	1	1	2		Yes	Yes							QFN32
LKS32MC083C8T8	96	64	8	12	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes						TQFP48
LKS32MC084DF6Q8	96	32	8	11	12BITx1	2	7	4	3	1	1	2		Yes	Yes		6N	+1.2/-1.5	4.5~20*1	200		QFN40
LKS32AT085C8Q9	96	64	8	12	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes						QFN48
LKS32AT086N8Q9	96	64	8	11	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes	6N	+1.2/-1.5	4.5~20	200		QFN52
LKS32MC086N8Q8	96	64	8	11	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes	6N	+1.2/-1.5	4.5~20	200		QFN52
LKS32MC087M6S8	96	32	8	5	12BITx1	2	6	2	3			1		Yes	Yes							SSOP24
LKS32MC087AM6S8	96	32	8	5	12BITx1	2	6	2	3			1		Yes	Yes							SSOP24
LKS32MC087CM8S8	96	64	8	5	12BITx1	2	6	2	3			1	Yes	Yes	Yes							SSOP24
LKS32MC087DM6S8	96	32	8	5	12BITx1	2	6	2	3			1		Yes	Yes		3P3N	+0.05/-0.3	7~28		5V LDO*2	SSOP24
LKS32MC087EM6S8	96	32	8	5	12BITx1	2	7	2	3			1		Yes	Yes		3P3N	+0.05/-0.3	7~28		5V LDO	SSOP24
LKS32MC088C6T8	96	32	8	12	12BITx1	2	9	4	3	1	1	2		Yes	Yes							TQFP48
LKS32MC088KU8Q8	96	64	8	8	12BITx1	2	7	3	3	1	1	2	Yes	Yes	Yes	Yes	6N	+1.2/-1.5	4.5~20	600	5V LDO	QFN43L
LKS32AT089XLN8Q9	96	64	8	11	12BITx1	2	9	4	3	1	1	2	Yes	Yes	Yes	Yes	6N	+1.2/-1.5	4.5~20	200	5V LDO	QFN52

^{*1:} Some devices are divided into different versions due to the integration of multiple pre drives. The power supply voltage range of the pre drive is different. Please refer to the electrical performance parameters for details.

^{*2:} Some devices are equipped with a 5V LDO, which is powered by 7.5~28V VCC and could supply 5V to MCU or peripheral devices. Please refer to Pin assignment table for more information.



3 Pin Assignment

3.1 Pin Assignment and Pin Function Description

3.1.1 Special Notes

The red pin in the pin assignment figures below has built-in pull-up resistors: RSTN has a $100k\Omega$ built-in pull-up resistor, which is enabled automatically after power-up. SWDIO/SWCLK has a $10k\Omega$ built-in pull-up resistor, which is enabled automatically after power-up. The remaining red pins have $10k\Omega$ built-in pull-up resistors, which could be software-enabled.

UARTx_TX(RX): UART TX and RX support interchange. When the second function of GPIO is selected as UART, and GPIO_PIE is input enabled, it can be used as UART_RX; when GPIO_POE is enabled, it can be used as UART_TX. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

SPI_DI(DO): The DI and DO of SPI can also be interchanged. When the second function of GPIO is SPI, and GPIO_PIE is input enable, it can be used as SPI_DI; when GPIO_POE is output enable, it can be used as SPI_DO. Generally, the same GPIO does not enable input and output at the same time, otherwise the input PDI will receive the data sent by the PDO.

3.1.2 LKS32MC084DF6Q8




Fig. 3-1 LKS32MC084DF6Q8 Pin Assignment

Table 3-1 LKS32MC084DF6Q8 Pin Function Description

3.7			n Function Description
No.	Pin Name	Туре	Pin Function Description
0	GND	Ground	Ground Pin. It's strongly recommended to connect all
			the GND Pin together on PCB
			SWD data/P2.15/P0.0, with a 10k software-enabled
			built-in pull-up resistor. DAC output, P2.15 and P0.0
1	SWDIO/P2.15/P0.0	Input/Output	output cannot be used at the same time. While using
	3.0010/12.13/10.0	input/ output	the DAC output, P2.15 or P0.0 output, there must be
			a way to turn them off when SWD debugging or
			download is needed.
			RSTN/P0.2 is usually used as RSTN. Add a 100nF
2	RSTN/P0.2	Input/Output	capacitor between RSTN and ground, RSTN has a
			100k built-in pull-up resistor.
			Chip power input, voltage range 2.2 ~ 5.5V. An
			off-chip decoupling capacitor of ≥1uF is
3	AVDD	Power	recommended, and should be placed as close as
			possible to the AVDD pin.
4	SCL/TIM2_CH0/ADC_CH7/P0.3	Input/Output	IIC clock/Timer2 channel 0/ADC channel 7/P0.3
5	SDA/TIM2_CH1/ADC_CH8/P0.4	Input/Output	IIC data/Timer2 channel 1/ADC channel 8/P0.4
	021,1112_0112,1120_0110,1 011	Input/Output	UART1 TX(RX)/Timer1 channel 0/P0.6, with a 10k
6	UART1_TX(RX)/TIM1_CH0/P0.6	input/Output	software-enabled built-in pull-up resistor.
		Innut/Output	UART1 TX(RX)/Timer1 channel 1/P0.7, with a 10k
7	UART1_TX(RX)/TIM1_CH1/P0.7	Input/Output	
			software-enabled built-in pull-up resistor.
			Timer2 channel 0/P0.9/
			Timer2 channel 1/P0.10/
	TIM2_CH0/P0.9/TIM2_CH1/P0.10/	Input/Output	Hall sensor A phase input/Timer3 channel 0/ADC
8	HALL_IN0/TIM3_CH0/ADC_CH15/CMP0_IP		channel 15/positive input 1 for comparator 0/P0.11.
	1/P0.11		P0.9, P0.10 and P0.11 are three independent IO
			connected together to this pin, so the output
			functions can't be used at the same time.
9	HALL_IN1/TIM3_CH1/ADC_CH16/CMP0_IP	Input/Output	Hall sensor B-phase input/Timer3 channel 1/ADC
	2/P0.12	p, p	channel 16/ positive input 2 for comparator 0/P0.12
10	HALL_IN2/ADC_CH17/CMP0_IP3/P0.13	Input/Output	Hall sensor C-phase input/ADC channel 17/ positive
10	IIIIIII_IIV2/IIIIC_GIIII// GIIII 0_III 3/1 0.13	input/ output	input 3 for comparator 0/P0.13
	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM		Comparator 0 output/motor PWM breaking signal
11	0_CH1/	Innut/Outer	1/SPI clock/Timer0 channel 1/ADC trigger signal
11	ADC_TRIGO/SIF/ADC_CH10/CMP0_IP4/P0.	Input/Output	0/SIF/ADC channel 10/ positive input 4 for
	14		comparator 0/P0.14
			Motor PWM channel 0 high-side output/UART0
	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)	, ,,	TX(RX)/SPI data output/Timer0 channel 0/ADC
12	/TIM0_CH0/ADC_TRIG1/CMP0_IN/P0.15	Input/Output	trigger signal 1/negative input for comparator
	,		0/P0.15
	MCPWM_CH0N/UART0_TX(RX)/SPI_DI(D0)		Motor PWM channel 0 low-side output/UART0
13	/P1.0	Input/Output	TX(RX)/SPI data input/P1.0, with 10k
	/ - 1.0		many or radia input/11.0, with 10k

No.	Pin Name	Туре	Pin Function Description
			software-enabled built-in pull-up resistor
14	OPA0_IP/P3.5	Input/Output	Positive input for OPA 0/P3.5
15	OPA0_IN/P3.7	Input/Output	Negative input for OPA 0/P3.7
			ADC channel 11/OPAx output/LDO15 output/P2.7,
16	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	with 10k software-enabled built-in pull-up resistor
	GND	Ground	Ground Pin. It's strongly recommended to connect all
17			the GND Pin together on PCB
			The low-side gate drive signal output 3 is controlled
			by the PWM output function of the MCU P1.9 port,
			that is, GPIO_FBA98[3:0] needs to be configured, and
18	L03	Output	P1.15 shall be set to the output state, i.e. GPIO1_POE
			[15]. LO3 output will be in the same phase with P1.9
			signal, that is, when P1.9 output is '1', and LO3
			output is '1'.
			The low-side gate drive signal output 2 is controlled
			by the PWM output function of the MCU P1.7 port,
			that is, GPIO1_F7654[15:12] needs to be configured,
19	LO2	Output	and P1.12 shall be set to the output state, i.e.
			GPIO1_POE[12]. LO2 output will be in the same
			phase with P1.7 signal, that is, when P1.7 output is
			'1', and LO2 output is '1'.
			The low-side gate drive signal output 1 is controlled
			by the PWM output function of the MCU P1.5 port,
			that is, GPIO1_F7654[7:4] needs to be configured,
20	LO1	Output	and P3.13 shall be set to the output state, i.e.
			GPIO3_POE[13]. LO1 output will be in the same
			phase with P1.5 signal, that is, when P1.5 output is
			'1', and LO1 output is '1'.
21	VS1	Input/Output	High-side floating bias voltage 1
			The high-side gate drive signal output 1 is controlled
			by the PWM output function of the MCU P1.4 port,
22	HO1	Output	and HO1 output will be in the same phase with P1.4
			signal, that is, when input is '1', and HO1 output is
			'1'.
23	VB1	Input/Output	High-side floating input supply voltage 1
24	VS2	Input/Output	High-side floating bias voltage 2
			The high-side gate drive signal output 2 is controlled
			by the PWM output function of the MCU P1.6 port,
25	HO2	Output	and HO2 output will be in the same phase with P1.6
			signal, that is, when input is '1', and HO2 output is
			'1'.
26	VB2	Input/Output	High-side floating input supply voltage 2
27	VCC	Power	Full-bridge drive module power supply, $4.5 \sim 20 V$

No.	Pin Name	Туре	Pin Function Description
28	VS3	Input/Output	High-side floating bias voltage 3
			The high-side gate drive signal output 3 is controlled
			by the PWM output function of the MCU P1.8 port,
29	ноз	Output	and HO3 output will be in the same phase with P1.8
			signal, that is, when input is '1', and HO3 output is
			'1'.
30	VB3	Input/Output	High-side floating input supply voltage 3
31	OPA2_IP/P3.10	Input/Output	OPA2 positive input/P3.10
32	OPA2_IN/P3.11	Input/Output	OPA2 negative input/P3.11
33	SPI_DI(DO)/SCL/ADC_CH12/CMP0_IP0/P2.	Immed (Outrook	SPI data input/IIC clock/ADC channel 12/positive
33	9	Input/Output	input 0 for comparator 0/P2.9
24	CDI DI(DO) /CDA /D2 10	Innert (Outro)	SPI data output/IIC data/P2.10, with 10k
34	SPI_DI(DO)/SDA/P2.10	Input/Output	software-enabled built-in pull-up resistor
35	OPA3_IN/P3.14	Input/Output	OPA3 negative input/P3.14
36	OPA3_IP/P3.15	Input/Output	OPA3 positive input/P3.15
	CMP1_OUT/MCPWM_BKINO/SPI_CS/REF/P		Comparator 1 output/motor PWM breaking signal
37	2.3	Input/Output	0/SPI chip select signal/voltage reference
	2.3		signal/P2.3
			Hall sensor A-phase input/motor PWM channel 2
	HALL_IN0/MCPWM_CH2P/UART1_TX(RX)/		high-side output/UART1 TX(RX)/Timer1 channel
38	TIM1_CH0/	Input/Output	0/ADC trigger signal 3/positive input 1 for
	ADC_TRIG3/CMP1_IP1/P2.4		comparator 1/P2.4, with a 10k software-enabled
			built-in pull-up resistor
			Hall sensor B-phase input/motor PWM channel 2
	HALL_IN1/MCPWM_CH2N/UART1_TX(RX)/		low side/UART1 TX(RX)/Timer1 channel 1/ADC
39	TIM1_CH1/ADC_TRIGO/CMP1_IP2/P2.5/TI	Input/Output	trigger signal 0/positive input 2 for comparator
37	M3_CH0/P2.6/TIM3_CH1/P2.13	mput/Output	1/P2.5/Timer3 Channel 0/P2.6/Timer3 Channel
	M3_G110/F2.0/11M3_GH1/F2.13		1/P2.13, with a 10k software-enabled built-in
			pull-up resistor
40	SWCLK	Input	SWD clock, with 10k built-in pull-up resistor

3.1.3 LKS32MC086N8Q8




Fig. 3-2 LKS32MC086N8Q8 Pin Assignment

Table 3-2 LKS32MC086N8Q8 Pin Function Description

No.	Item	Туре	Function
0	GND	Ground	Ground Pin. It's strongly recommended to connect all
U	GND	Ground	the GND Pin together on PCB
1	ADC CHA/DAC QUIT/DQ Q	Immed (Outroot	ADC channel 4/DAC output/P0.0, with a 10k
1	ADC_CH4/DAC_OUT/P0.0	Input/Output	software-enabled built-in pull-up resistor
2	DCTN /D0 2	Input/Output	RSTN/P0.2 is usually used as RSTN. Add a 100nF ground
2	RSTN/P0.2		capacitor, plus a 100k built-in pull-up resistor.
			Chip power input, voltage range 2.2 \sim 5.5V. Off-chip
3	AVDD	Power	decoupling capacitor ≥1uF is recommended, and should
			be placed as close as possible to the AVDD pin.
4	SCL/TIM2_CH0/ADC_CH7/P0.3	Input/Output	IIC clock/Timer2 channel 0/ADC channel 7/P0.3

No.	Item	Туре	Function
5	SDA/TIM2_CH1/ADC_CH8/P0.4	Input/Output	IIC data/Timer2 channel 1/ADC channel 8/P0.4
6	ADC_CH9/P0.5	Input/Output	ADC channel 9/P0.5
_			UART1 TX(RX)/Timer1 channel 0/CAN_RECEIVE/P0.6,
7	UART1_TX(RX)/TIM1_CH0/CAN_RX/P0.6	Input/Output	with a 10k software-enabled built-in pull-up resistor
0	HADTA TV(DV)/TIM1 CH1/CAN TV/D0.7	Innert (Outro)	UART1 TX(RX)/Timer1 channel 1/CAN_SEND/P0.7,
8	UART1_TX(RX)/TIM1_CH1/CAN_TX/P0.7	Input/Output	with a 10k software-enabled built-in pull-up resistor
9	MCPWM_CH1P/TIM2_CH0/P2.11	Input/Output	Motor PWM channel 1 high-side output/Timer 2
9	MIGFWM_GITTF/TIMEZ_GITO/F2.11	input/Output	channel 0/P2.11
10	MCPWM_CH1N/TIM2_CH1/ADC_TRIG2/P2.12	Input/Output	Motor PWM channel 1 low-side output/Timer2 channel
10	Mei WM_eiiTi, TiM2_eiiT, Mb0_TiMd2,T2.12	input/ output	1/ADC trigger signal 2/P2.12
11	HALL_IN0/TIM3_CH0/ADC_CH15/CMP0_IP1/P	Input/Output	Hall sensor A-phase input/Timer3 channel 0/ADC
	0.11	input/ output	channel 15/positive input 1 for comparator 0/P0.11
	HALL_IN1/TIM3_CH1/ADC_CH16/CMP0_IP2/C		Hall sensor B-phase input/Timer3 channel 1/ADC
12	AN_RX/P0.12	Input/Output	channel 16/positive input 2 for comparator
	- , :		0/CAN_RECEIVE/P0.12
13	HALL_IN2/ADC_CH17/CMP0_IP3/CAN_TX/P0.1	Input/Output	Hall sensor C-phase input/ADC channel 17/positive
	3	r · · / · · · · · · · ·	input 3 for comparator 0/CAN_SEND/P0.13
	CMP0_OUT/MCPWM_BKIN1/SPI_CLK/TIM0_CH		Comparator 0 output/motor PWM breaking signal 1/SPI
14	1/ADC_TRIGO/SIF/ADC_CH10/CMP0_IP4/P0.1	Input/Output	clock/Timer0 channel 1/ADC trigger signal
	4		0/ISDN/ADC channel 10/positive input 4 for
			comparator 0/P0.14
	MCPWM_CH0P/UART0_TX(RX)/SPI_DI(D0)/TI		Motor PWM channel 0 high-side output/UART0
15	M0_CH0/ADC_TRIG1/CMP0_IN/P0.15	Input/Output	(TX)RX/SPI data input(output)/Timer0 channel 0/ADC
			trigger signal 1/negative input for comparator 0/P0.15
	MCPWM_CH0N/UART0_TX(RX)/SPI_DI(D0)/P1	Input/Output	Motor PWM channel 0 low-side output/UART 0
16	.0		TX(RX)/SPI data input(output)/P1.0, with a 10k
			software-enabled built-in pull-up resistor
17	OPA0_IP/P3.5	Input/Output	OPA0 positive input/P3.5
18	OPA0_IN/P3.7	Input/Output	OPA0 negative input/P3.7
19	ADC_CH11/OPAx_OUT/LDO15/P2.7	Input/Output	ADC channel 11/OPAx output/LDO15 output/P2.7, with
20	ODIA ID (DO O	1 10 1	a 10k software-enabled built-in pull-up resistor
20	OPA1_IP/P3.0	Input/Output	OPA1 positive input/P3.0
21	OPA1_IN/P3.1	Input/Output	OPA 1 negative input/P3.1
22	VCC	Power	Full-bridge drive module power supply, $10 \sim 20V$
			The low-side gate drive signal output 1 is controlled by
			the PWM output function of the MCU P1.5 port, that is,
23	LO1	Output	GPIO1_F7654[7:4] needs to be configured, and P3.13
			shall be set to the output state, i.e. GPIO3_POE[13]. LO1
			output will have different polaity with P1.5 signal, that
			is, when input '0', and LO1 output is '1'.
24	102	O '	The low-side gate drive signal output 2 is controlled by
24	LO2	Output	the PWM output function of the MCU P1.7 port, that is,
	<u> </u>		GPIO1_F7654[15:12] needs to be configured, and P1.12

No.	Item	Туре	Function
			shall be set to the output state, i.e. GPIO1_POE[12]. LO2
			output will have different polaity with P1.7 signal, that
			is, when input '0', and LO2 output is '1'.
			The low-side gate drive signal output 3 is controlled by
			the PWM output function of the MCU P1.9 port, that is,
0=	100		GPIO_FBA98 [3:0] needs to be configured, and P1.15
25	LO3	Output	shall be set to the output state, i.e. GPIO1_POE [15]. LO3
			output will have different polaity with P1.9 signal, that
			is, when input '0', and LO3 output is '1'.
26	VS1	Input/Output	High-side floating bias voltage 1
			The high-side gate drive signal output 1 is controlled by
25	1104		the PWM output function of the MCU P1.4 port, and HO1
27	H01	Output	output will have different polaity with P1.4 signal, that
			is, when input is '1', and HO1 output is '1'.
28	VB1	Input/Output	High-side floating input supply voltage 1
29	VS2	Input/Output	High-side floating bias voltage 2
			The high-side gate drive signal output 2 is controlled by
20	1102	Output	the PWM output function of the MCU P1.6 port, and HO2
30	HO2		output will have different polaity with P1.6 signal, that
			is, when input is '1', and HO2 output is '1'.
31	VB2	Input/Output	High-side floating input supply voltage 2
32	VS3	Input/Output	High-side floating bias voltage 3
			The high-side gate drive signal output 3 is controlled by
22	1102		the PWM output function of the MCU P1.8 port, and HO3
33	НО3	Output	output will have different polaity with P1.8 signal, that
			is, when input is '1', and HO3 output is '1'.
34	VB3	Input/Output	High-side floating input supply voltage 3
35	NC	NC	No connection
			Motor PWM channel 3 high-side output/UART 0
26	MCPWM_CH3P/UART0_TX(RX)/SCL/TIM0_CH0	Innut /Out of	(TX)RX/IIC clock/Timer0 channel 0/ADC trigger signal
36	/ADC_TRIG2/P1.10	Input/Output	2/P1.10, with a 10k software-enabled built-in pull-up
			resistor
			Motor PWM channel 3 low-side output/UART 0
27	MCPWM_CH3N/UART0_TX(RX)/SDA/TIM0_CH	Innut 10 : :	TX(RX)/IIC data/Timer0 channel 1/ADC trigger signal
37	1/ADC_TRIG3/SIF/P1.11	Input/Output	3/P1.11, with a 10k software-enabled built-in pull-up
			resistor
38	OPA2_IP/P3.10	Input/Output	OPA2 positive input/P3.10
39	OPA2_IN/P3.11	Input/Output	OPA2 negative input/P3.11
40	CDL DI(DO) /SCL /ADC CH12 /CMD0 ID0 /D2 0	Innut/Outout	SPI data input(output)/IIC clock/ADC channel
40	SPI_DI(DO)/SCL/ADC_CH12/CMP0_IP0/P2.9	Input/Output	12/positive input 0 for comparator 0/P2.9
11	CDL DI(DO) /SDA /D2 10	Innut/Outout	SPI data output/IIC data/P2.10, with a 10k
41	SPI_DI(DO)/SDA/P2.10	Input/Output	software-enabled built-in pull-up resistor
42	OPA3_IN/P3.14	Input/Output	OPA3 negative input/P3.14

No.	Item	Туре	Function
43	OPA3_IP/P3.15	Input/Output	OPA3 positive input/P3.15
44	SPI_CLK/ADC_CH14/CMP1_IP0/P2.1	Input/Output	SPI clock/ADC channel 14/positive input for comparator 1/P2.1, with a 10k software-enabled built-in pull-up
			resistor
45	CMP1_IN/P2.2	Input/Output	Comparator 1 negative input/P2.2
46	CMP1_OUT/MCPWM_BKINO/SPI_CS/REF/P2.3	Input/Output	Comparator 1 output/motor PWM termination signal
	_ , _ , _ , ,	1 / 1	0/SPI chip select signal/voltage reference signal/P2.3
			Hall sensor A-phase input/motor PWM channel 2
	HALL_INO/MCPWM_CH2P/UART1_TX(RX)/TIM		high-side output/UART 1 (TX)RX/Timer1 channel
47	1_CH0/	Input/Output	0/ADC trigger signal 3/positive input 1 for comparator
	ADC_TRIG3/CMP1_IP1/CAN_RX/P2.4		1/CAN_RECEIVE/P2.4, with a 10k software-enabled
			built-in pull-up resistor
			Hall sensor B-phase input/motor PWM channel 2
	HALL_IN1/MCPWM_CH2N/UART1_TX(RX)/TIM	Input/Output	low-side output/UART 1 TX(RX)/Timer1 channel 1/ADC
48	1_CH1/ADC_TRIGO/CMP1_IP2/CAN_TX/P2.5		trigger signal 0/positive input 2 for comparator
	I_CHI/ADC_IRIGU/CMFI_IP2/CAN_IX/F2.5		1/CAN_SEND/P2.5, with a 10k software-enabled built-in
			pull-up resistor
			Hall sensor C-phase input/motor PWM channel 3
40	HALL_IN2/MCPWM_CH3P/TIM3_CH0/		high-side output/Timer3 channel 0/ADC trigger signal
49	ADC_TRIG1/CMP1_IP3/P2.6	Input/Output	1/positive input 3 for comparator 1/P2.6, with a 10k
			software-enabled built-in pull-up resistor
50	SWCLK	Input	SWD clock with 10k built-in pull-up resistor
F1	CWDIO (CCI /D2 1 4	Instant (Outra)	SWD data/IIC clock/P2.14 with 10k built-in pull-up
51	SWDIO/SCL/P2.14	Input/Output	resistor
52	SDA/P2.15	Input/Output	IIC data/P2.15

3.1.4 LKS32MC088KU8Q8




Fig. 3-3 LKS32MC088KU8Q8 Pin Assignment

Table 3-3 LKS32MC086N8Q8 Pin Function Description

No.	Item	Туре	Function
0	GND	Ground	Ground Pin. It's strongly recommended to connect all the GND
U	GND	Ground	Pin together on PCB
1	SWCLK	Input	SWD clock with built-in 10K resistor fixed pull-up
2	CM/DIO /CDA /D2 15 /D0 0	Input /Output	SWD data /IIC data /P2.15/ P0.0, built-in 10K resistor with
2	SWDIO/SDA/P2.15/P0.0	Input /Output	fixed pull-up.
			RSTN/P0.2, which is used as RSTN by default, can be externally
			connected with a capacitor of 10nF~100nF to the ground, and
3	DCTN /DO 2	Innut /Outnut	an internal pull-up resistor of 100K. It is recommended to put a
3	RSTN/P0.2	Input /Output	pull-up resistor of 10K \sim 20K between RSTN and AVDD on PCB.
			If there is a pull-up resistor outside, the capacitor of RSTN is
			fixed to 100nF.
4	AVDD	Danier	LDO 5V power output, off-chip decoupling capacitance $\geqslant 1 u F$,
4	AVDD	Power	and as close as possible to the AVDD pin.
5	VCCLDO	Input Davis	5V LDO input power supply, the input power range is 7-20 v,
5	ACCEDO	Input Power	the maximum output current capacity is 80mA. The off-chip

No.	Item	Туре	Function
			decoupling capacitance is recommended to be >0.33uF and as
			close as possible to the VCCLDO pin.
6	P3.2	Input /Output	P3.2
7	P3.3	Input /Output	P3.3
8	P3.4	Input /Output	P3.4
9	SCL/TIM2_CH0/ADC_CH7/P0.3	Input /Output	IIC clock /Timer2 channel 0/ADC channel 7/P0.3
10	SDA/TIM2_CH1/ADC_CH8/P0.4	Input /Output	IIC data /Timer2 channel 1/ADC channel 8/P0.4
11	UART1_TX(RX)/TIM1_CH0/CAN_	Input /Output	UART1_TX(RX)/Timer1 channel 0/CAN receive /P0.6, built-in
11	RX/P0.6	mput / Output	10K pull-up resistor that CAN be opened by software
	UART1_TX(RX)/TIM1_CH1/CAN_		UART1_TX(RX)/Timer1 channel 1/CAN send /P0.7, built-in
12	TX/P0.7/MCPWM_CH1N/TIM2_C	Input /Output	10K pull-up resistor that CAN be opened by software
12	H1/ADC_TRIG2/P2.12	mput / Output	Motor PWM channel 1 low side /Timer2 channel 1/ADC trigger
	111/ADC_1 RIG2/F2.12		signal 2/P2.12
13	HALL_IN0/TIM3_CH0/ADC_CH1	Innut /Outnut	Hall sensor phase A input /Timer3 channel 0/ADC channel 15/
15	5/CMP0_IP1/P0.11	Input /Output	Comparator 0 in-phase input channel 1/P0.11
14	HALL_IN1/TIM3_CH1/ADC_CH1	Input /Output	Hall sensor B phase input /Timer3 channel 1/ ADC channel 16/
14	6/CMP0_IP2/CAN_RX/P0.12	mput / Output	Comparator 0 in-phase input channel 2/CAN receive /P0.12
15	HALL_IN2/ADC_CH17/CMP0_IP3	Input /Output	Hall sensor C phase input/ADC channel 17/ Comparator 0
15	/CAN_TX/P0.13	input / Output	in-phase input channel 3/CAN transmit /P0.13
	CMD0 OUT/MCDWM DVIN1/SDI		Comparator 0 output/motor PWM termination signal 1/SPI
16	CMP0_OUT/MCPWM_BKIN1/SPI	Install (Outroot	clock /Timer0 channel 1/ADC trigger signal 0/ one-line pass
10	_CLK/TIM0_CH1/ADC_TRIG0/SI	Input /Output	/ADC channel 10/ Comparator 0 in-phase input channel
	F/ADC_CH10/CMP0_IP4/P0.14		4/P0.14
	MCPWM_CH0P/UART0_TX(RX)/		Motor PWM channel 0 high edge /UART0_TX(RX)/ SPI_DI(D0)/
17	SPI_DI(DO)/TIMO_CHO/ADC_TRI	Input /Output	Timer0 channel 0/ADC trigger signal 1/ comparator 0 negative
	G1/CMP0_IN/P0.15		input /P0.15
18	MCPWM_CH0N/UART0_TX(RX)/	Input /Output	Motor PWM channel 0 low side /UART0_TX(RX)/ SPI_DI(D0)/
10	SPI_DI(DO)/P1.0	input / Output	P1.0, built-in software open 10K pull-up resistance
19	OPA0_IP/P3.5	Input /Output	Opamp 0 in-phase input /P3.5
20	OPA0_IN/P3.7	Input /Output	Opamp 0 inverse-phase input /P3.7
21	ADC_CH11/OPAx_OUT/LDO15/P	Input /Output	ADC channel 11/OPAx output /LDO15 output /P2.7, built-in
21	2.7	input / Output	10K pull-up resistor that can be turned on by software
			The low-side gate drive signal output 1 is controlled by the
			PWM output function of the MCU P1.7 port, that is,
22	L01	Output	GPIO1_F7654[15:12] needs to be configured, and P1.12 shall be
22	LOI	Output	set to the output state, i.e. GPIO1_POE[12]. LO2 output will be
			in the same phase with P1.7 signal, that is, when P1.7 output is
			'1', and LO2 output is '1'.
23	VCC	Power	Full bridge drive module power supply, 10~20V
			The low-side gate drive signal output 0 is controlled by the
24	LO0	Outsort	PWM output function of the MCU P1.5 port, that is,
24	LOU	Output	GPIO1_F7654[7:4] needs to be configured, and P3.13 shall be
			set to the output state, i.e. GPIO3_POE[13]. LO1 output will be

No.	Item	Туре	Function
			in the same phase with P1.5 signal, that is, when P1.5 output is
			'1', and LO1 output is '1'.
25	VS0	Input /Output	High side floating bias voltage 0
			High side gate drive signal output 0, controlled by MCU P1.4
26	Н00	Output	port output signal, HOO output and P1.4 signal is in the same
			phase relationship, that is, when the input is' 1', HO0 output '1'.
27	VB0	Input /Output	The high-side floating input voltage is 0
28	VS1	Input /Output	High side floating bias voltage 1
			High-side gate drive signal output 1, controlled by MCU P1.6
29	Н01	Output	port output signal, HO1 output and P1.6 signal are in the same
			phase relationship, that is, when the input is' 1', HO1 output '1'.
30	VB1	Input /Output	The floating input voltage on the high side is 1
31	VS2	Input /Output	High side floating bias voltage 2
			High-side gate drive signal output 2, controlled by MCU P1.8
32	Н02	Output	port output signal, HO2 output and P1.8 signal is in the same
			phase relationship, that is, when the input is' 1', HO2 output '1'.
33	VB2	Input /Output	The floating input voltage on the high side is 2
			The low-side gate drive signal output 2 is controlled by the
			PWM output function of the MCU P1.9 port, that is,
34	LO2	Output	GPIO_FBA98[3:0] needs to be configured, and P1.15 shall be set
34	102	σαιραί	to the output state, i.e. GPIO1_POE [15]. LO3 output will be in
			the same phase with P1.9 signal, that is, when P1.9 output is '1',
			and LO3 output is '1'.
35	OPA2_IP/P3.10	Input /Output	Opamp 2 in-phase input /P3.10
36	OPA2_IN/P3.11	Input /Output	Opamp 2 inverting end input /P3.11
37	SPI_DI(DO)/SCL/ADC_CH12/CM	Input /Output	SPI_DI(D0)/IIC clock /ADC channel 12/ Comparator 0 in-phase
37	P0_IP0/P2.9	input / Output	input channel 0/P2.9
38	SPI_DI(DO)/SDA/P2.10	Input /Output	SPI_DI(D0)/IIC data /P2.10, built-in 10K pull-up resistor that
	51.1_51(5 0))	imput / output	can be turned on by software
39	OPA3_IN/P3.14	Input /Output	Opamp 3 inverting end input /P3.14
40	OPA3_IP/P3.15	Input /Output	Opamp 3 in-phase input /P3.15
41	CMP1_OUT/MCPWM_BKINO/SPI	Input /Output	Comparator 1 output/motor PWM stop signal 0/SPI chip
	_CS/REF/P2.3	imput / output	selector/voltage reference signal /P2.3
	HALL_INO/MCPWM_CH2P/UART		Hall sensor A-phase input/motor PWM channel 2 high-edge
42	1_TX(RX)/TIM1_CH0/ADC_TRIG	Input /Output	/UART1_TX(RX)/Timer1 channel 0/ADC trigger signal 3/
	3/ CMP1_IP1/CAN_RX/P2.4	,	Comparator 1 in-phase input channel 1/CAN receive /P2.4,
	0, 0 = =, 0 =		built-in 10K pull-up resistor that CAN be opened by software
	HALL_IN1/MCPWM_CH2N/UART		Hall sensor B phase input/motor PWM channel 2 low side
	1_TX(RX)/TIM1_CH1/ADC_TRIG		/UART1_TX(RX)/Timer1 channel 1/ADC trigger signal 0/
43	0/CMP1_IP2/CAN_TX/P2.5/HAL	Input /Output	Comparator 1 in-phase input channel 2/CAN send /P2.5,
	L_IN2/MCPWM_CH3P/TIM3_CH	1 - /	built-in 10K pull-up resistor that CAN be opened by software
	0/ADC_TRIG1/CMP1_IP3/P2.6/T		Hall sensor C phase input/motor PWM channel 3 high side
	IM3_CH1/P2.13		/Timer3 channel 0/ADC trigger signal 1/ Comparator 1

No.	Item	Туре	Function
			in-phase input channel 3/P2.6, built-in 10K pull-up resistor
			that can be opened by software
			Timer3 channel 1/ P2.13

3.2 Description of Pin Multiplex Function

LKS32MC086(A)N8Q8 and LKS32MC084F6Q8 share the same pin multiplex function.

Table 3-3 LKS32MC086N8Q8 Pin Function Selection

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AFE
P0.0												ADC_CH4, DAC_OUT
P0.1												ADC_CH6
P0.2												
P0.3						SCL		TIM2_CH0				ADC_CH7
P0.4						SDA		TIM2_CH1				ADC_CH8
P0.5												ADC_CH9
P0.6				UART1_TX(RX)			TIM1_CH0			CAN_RX		
P0.7				UART1_TX(RX)			TIM1_CH1			CAN_TX		
P0.8												
P0.9						SCL		TIM2_CH0				
P0.10						SDA		TIM2_CH1				
P0.11		HALL_IN0						TIM3_CH0				ADC_CH15/CMP0_IP1
P0.12		HALL_IN1						TIM3_CH1		CAN_RX		ADC_CH16/CMP0_IP2
P0.13		HALL_IN2								CAN_TX		ADC_CH17/CMP0_IP3
P0.14	CMP0_OUT		MCPWM_BKIN1		SPI_CLK		TIM0_CH1		ADC_TRIG0		SIF	ADC_CH10/CMP0_IP4
P0.15			MCPWM_CH0P	UARTO_TX(RX)	SPI_DI(DO)		TIM0_CH0		ADC_TRIG1			CMP0_IN

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AFE
P1.0			MCPWM_CH0N	UARTO_TX(RX)	SPI_DI(DO)							
P1.1					SPI_CS							
P1.2								TIM3_CH0				
P1.3								TIM3_CH1				ADC_CH5
P1.4	LRC		MCPWM_CH0P									
P1.5	HRC		MCPWM_CH0N									
P1.6			MCPWM_CH1P									
P1.7			MCPWM_CH1N									
P1.8			MCPWM_CH2P									
P1.9			MCPWM_CH2N									
P1.10			MCPWM_CH3P	UARTO_TX(RX)		SCL	TIM0_CH0		ADC_TRIG2			ADC_CH13
P1.11			MCPWM_CH3N	UARTO_TX(RX)		SDA	TIM0_CH1		ADC_TRIG3		SIF	
P1.12			MCPWM_CH1N									
P1.13					SPI_CLK		TIM0_CH0					
P1.14					SPI_DI(DO)		TIM0_CH1					
P1.15			MCPWM_CH2N		SPI_DI(DO)			TIM2_CH0				

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AFE
P2.0					SPI_CS			TIM2_CH1				
P2.1					SPI_CLK							ADC_CH14/ CMP1_IP0
P2.2												CMP1_IN
P2.3	CMP1_OUT		MCPWM_BKIN0		SPI_CS							REF
P2.4		HALL_IN0	MCPWM_CH2P	UART1_TX(RX)			TIM1_CH0		ADC_TRIG3	CAN_RX		CMP1_IP1
P2.5		HALL_IN1	MCPWM_CH2N	UART1_TX(RX)			TIM1_CH1		ADC_TRIG0	CAN_TX		CMP1_IP2
P2.6		HALL_IN2	MCPWM_CH3P					TIM3_CH0	ADC_TRIG1		SIF	CMP1_IP3
P2.7												ADC_CH11/ OPAx_OUT/ LDO15
P2.8				UART1_TX(RX)				TIM3_CH0				OSC_IN
P2.9					SPI_DI(DO)	SCL						ADC_CH12/ CMP0_IP0
P2.10					SPI_DI(DO)	SDA						
P2.11			MCPWM_CH1P					TIM2_CH0				
P2.12			MCPWM_CH1N					TIM2_CH1	ADC_TRIG2			
P2.13			MCPWM_CH3N					TIM3_CH1				
P2.14						SCL						
P2.15		_				SDA	-					

Port	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AFE
P3.0												OPA1_IP
P3.1												OPA1_IN
P3.2												
P3.3												
P3.4												
P3.5												OPA0_IP
P3.6												
P3.7												OPA0_IN
P3.8												
P3.9				UART1_TX(RX)				TIM3_CH1				OSC_OUT
P3.10												OPA2_IP
P3.11												OPA2_IN
P3.12												
P3.13			MCPWM_CH0N				·					
P3.14							·					OPA3_IN
P3.15												OPA3_IP

4 Package Size

4.1 LKS32MC084DF6Q8

QFN40 Profile Quad Flat Package:




Fig. 4-1 LKS32MC084DF6Q8 Package Diagram

Table 4-1 LKS32MC084DF6Q8 Package Dimension

* CONTROLLING DIMENSION : MM

SYMBOL	MIL	LIMETE	R		INCH			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α	0.70	0.75	0.80	0.028	0.030	0.031		
A1	0.00	0.02	0.05	0.000	0.0008	0.002		
A2	0.50	0.55	0.60	0.020	0.022	0.024		
А3	С	.20 R	EF.	C	.008	REF.		
b	0.15	0.20	0.25	0.006	0.008	0.010		
D	4.90	5.00	5.10	0.193	0.197	0.201		
D2	3.60	3.70	3.80	0.142	0.146	0.150		
Ε	4.90	5.00	5.10	0.193	0.197	0.201		
E2	3.60	3.70	3.80	0.142	0.146	0.150		
L	0.30	0.40	0.50	0.012	0.016	0.020		
е	С).40 b	sc	0.	016 b	sc		
R	0.075			0.003	l			
TOL	ERANC	ES OF	FORM	AND	POSITION	NC		
aaa		0.10			0.004			
bbb		0.07			0.003	5		
ccc		0.10						
ddd		0.05			2			
eee		0.08		0.003				
fff		0.10			0.004			

4.2 LKS32MC086N8Q8

QFN52 Profile Quad Flat Package:




Fig. 4-2 LKS32MC086N8Q8 Package Diagram

Table 4-2 LKS32MC086N8Q8 Package Dimension

SYMBOL		MILLIMETER				
SIMBUL	MIN	NOM	MAX			
A	0.70	0.75	0.80			
A1	0.00	0.02	0.05			
A3		0.20REF				
b	0.15	0.15 0.20				
D	5.90	6.00	6.10			
Е	5.90	6.00	6.10			
D2	4.40	4.50	4.60			
E2	4.40	4.50	4.60			
e	0.30	0.40	0.45			
Н		0.35REF				
K	0.25	-	-			
L	0.35	0.40	0.45			
R	0.075	-	-			
c1	-	0.17	-			
c2	-	0.17	-			

4.3 LKS32MC088KU8Q8

QFN44 Profile Quad Flat Package:




Fig. 4-3 LKS32MC088KU8Q8 Package Diagram

Table 4-3 LKS32MC088KU8Q8 Package Dimension

CVMDOL		MILLIMETER					
SYMBOL	MIN	NOM	MAX				
A	0.70	0.75	0.80				
A1	0.00	-	0.05				
A2	0.203REF						
b	0.18	0.18 0.23					
b1	0.15	0.20	0.25				
D	7.90	8.00	8.10				
Е	7.90	8.00	8.10				
e	0.50BSC						
e1		2.00BSC					
D1	4.60	4.70	4.80				
E1	4.60	4.70	4.80				
L	0.30	0.40	0.50				
L1	0.45	0.50	0.55				
K	0.90BSC						
K1	2.40BSC						
K2		1.25BSC					
Н		0.50BSC					

5 Electrical Characteristics

The electrical characteristics of integrated 6N Driver for LKS32MC086/084D are shown in the following table. Take the LKS32MC086N8Q8 for an example.

Table 5-1 LKS32MC086N8Q8 electrical absolute characteristics

Parameter	Min.	Max.	Unit	Description
MCU Power Supply Voltage (AVDD)	-0.3	+6.0	V	
Gate Driver Power Supply Voltage (VCC)	-0.3	+25.0	V	
Operating Temperature	-40	+105	°C	
Storage Temperature	-40	+125	°C	
Junction Temperature	-	150	°C	
Pin Temperature (solder for 10 seconds)	-	300	°C	

Table 5-2 LKS32MC086N8Q8 Recommended Operating Conditions

Parameter	Min.	Тур.	Max.	Unit	Description
MCU Power Supply Voltage (AVDD)	2.2	5	5.5	V	
Analog Power Supply Voltage	3.3	5	5.5	V	ADC use 2.4V internal reference
(AVDD _A)	2.8	5	5.5	V	ADC use 1.2V internal reference
Gate Driver Power supply voltage (VCC)	4.5		20	V	

OPA could work under 2.2V, but the output range will be limited.

Table 5-3 LKS32MC086N8Q8 Recommended Operating Conditions

Parameter	Min.	Тур.	Max.	Unit	Description
Power Supply Voltage (AVDD)	2.2	5	5.5	V	
Analog Supply Voltage (AVDD _A)	2.8	5	5.5	V	

OPA could work under 2.2V, but the output range will be limited.

Table 5-4 LKS32MC086N8Q8 ESD parameters

Item	Min.	Max.	Unit
ESD test (HBM)	-6000	6000	V

According to "MIL-STD-883J Method 3015.9", under the environment of 25°C and 55% relative humidity, electrostatic discharge is applied to all IO pins of the tested chip for 3 times, with an interval of 1s each time. The test results show that the anti-static discharge level of the chip reaches Class $3A \ge 4000V$, <8000V.

Table 5-5 LKS32MC086N8Q8 IO absolute characteristics

Parameter	Description	Min.	Max.	Unit
V _{IN-GPIO}	GPIO Signal Input Voltage Range	-0.3	6.0	V
I _{INJ_PAD}	Maximum Injection Current of A Single GPIO	-11.2	11.2	mA
I _{INJ_SUM}	Maximum Injection Current of All GPIOs	-50	50	mA



Table 5-6 LKS32MC086N8Q8 IO DC Parameters

Parameter	Description	AVDD	Conditions	Min.	Max.	Unit
V_{IH}	High investigated of digital IO	5V		0.7*AVDD		W
	High input level of digital IO	3.3V	-	2.0		V
$V_{\rm IL}$	Low input level of digital IO	5V			0.3*AVDD	V
		3.3V	-		0.8	
V _{HYS}	Schmidt hysteresis range	5V		0.1*41/DD		W
		3.3V	-	0.1*AVDD		V
Τ	Digital IO current consumption	5V			1	uA
I_{IH}	when input is high	3.3V	-		1	
I _{IL}	Digital IO current consumption	5V		1		A
	when input is low	3.3V	-	-1		uA
V _{он}	High output level of digital IO		Current =	AVDD-0.8		V
			11.2mA			V
V_{OL}	Low output level of digital IO		Current =		0.5	V
			11.2mA			
R_{pup}	Pull-up resistor*			8	12	kΩ
D.	Connection resistance between IO			100	200	Ω
R _{io-ana}	and internal analog circuit			100	200	26
C_{IN}	Digital IO Input-capacitance	5V	_		10	pF
	Digital 10 iliput-capacitalice	3.3V	-			

^{*} Only some IOs have built-in pull-up resistors, see section "Pin Function Description" for details.

6 Analog Characteristics

The analog characteristics of integrated 6N Driver for LKS32MC086/084D are shown in the following table. Take the LKS32MC086N8Q8 as an example.

Table 6-1 LKS32MC086N8Q8 analog characteristics

Parameter	Min.	Normal	Max.	Unit	Description				
Analog-to-Digital Converter (ADC)									
D 0 1	2.8	5	5.5	V	ADC use 2.4V internal reference				
Power Supply	3.3	5	5.5	V	ADC use 1.2V internal reference				
Sampling rate		3		MHz	$f_{adc}/16$				
Differential Input Signal	-REF		+REF	V	When Gain=1; REF=2.4V				
Range	-3.6		+3.6	V	When Gain=2/3; REF=2.4V				
Single-ended Input	-0.3		AVDD+0.3	V	Limited by the input voltage of				
Signal Range		-	10	17	the IO port				
DC offset		5	10	mV	Correctable				
Effective number of bits (ENOB)	10.5	11		bit					
INL		2	3	LSB					
DNL		1	2	LSB					
SNR	63	66		dB					
Input Resistance	100k			Ohm					
Input Capacitance		10pF		F					
	Reference Voltage (REF)								
Power Supply	2.2	5	5.5	V					
Output Deviation	-9		9	mV					
Rejection Ratio of		70		dB					
Power Supply		70		ub					
Temperature		20		ppm					
Coefficient		20		/°C					
Output Voltage		1.2		V					
Digital-to-Analog Converter (DAC)									
Power Supply	2.2	5	5.5	V					
Load Resistance	5k			Ohm					
Load capacitance			50p	F	Output BUFFER is on				
Output voltage range	0.05		AVDD-0.1	V					
Conversion speed			1M	Hz					
DNL		1	2	LSB					
INL		2	4	LSB					
OFFSET		5	10	mV					
SNR	57	60	66	dB					
Operational Amplifier (OPA)									
Power Supply	2.8	5	5.5	V					

Parameter	Min.	Normal	Max.	Unit	Description			
Bandwidth		10M	20M	Hz				
Load Resistance	20k			Ohm				
Load Capacitance			5p	F				
Input Common Mode Voltage Range (VICM)	0		AVDD	V				
Output Signal Range	0.1		AVDD-0.1	V	Under minimum load resistance			
OFFSET		10	15	mV				
Common Mode Voltage (Vcm)	1.65	1.9	2.2	V	Measurement condition: normal temperature. Operational amplifier swing=2 × min(AVDD-Vcm, Vcm). It is recommended that the application using OPA single output should be powered on to measure Vcm and make software subtraction correction. For more analysis, please refer to the official website application note "ANN009 - Differences between Operational Amplifier Differential and Single Operating Mode".			
Common Mode Rejection Ratio (CMRR)		80		dB				
Power Supply Rejection Ratio (PSRR)		80		dB				
Load Current			500	uA				
Slew Rate		5		V/us				
Phase Margin (PM)		60		Degr ee				
Comparator (CMP)								
Power Supply	2.2	5	5.5	V				
Input Signal Range	0		AVDD	V				
OFFSET		5	10	mV				
		0.15u		S	Default power consumption			
Delay		0.6u		S	Low power consumption			
		20		mV	HYS='0'			
Hysteresis		0		mV	HYS='1'			

Description of Analog Register Table:

Address space of 0x40000040 to 0x40000050 are the calibration registers of each analog module. These registers will be set to a unique calibration value in factory. Generally, users are advised not to configure or change these values. If fine-tuning is required, please read the original



settings first, and then adjust based on those values.

Addresses space of 0x40000020 to 0x4000003c are registers open to users. The blank registers must be configured to 0 (these registers will be reset to 0 after power on). Other registers could be configured in situations.

7 Power Management System

AVDD Power System

The power management system is composed of LDO15 module, power detection module (PVD), power-on/power-off reset module (POR).

AVDD is powered by a $2.2V \sim 5.5V$ supply, and all internal digital circuits and PLL modules are powered by an internal LD015.

The LDO15 is automatically turned on after power-on. No software configuration is necessary. And the LDO15 output voltage can be adjusted by software.

The output voltage of LDO15 can be adjusted by setting register LDO15TRIM<2:0>. The corresponding value of the register can be seen in the analog register table. LDO15 has been calibrated before it leaves the factory. Generally, users do not need to configure these registers again. If fine-tuning of the LDO output voltage is required, please read the original configuration value first, and then calculate the new settings accordingly.

The POR module monitors the voltage of the LDO15. When the voltage of the LDO15 is lower than 1.1V, for example, at the beginning of power-on or at the time of power-off, it will provide a reset signal for the digital circuit to avoid any abnormal operation.

The PVD module monitors the 5V input power. If it is below a certain threshold, it will remind the MCU by sending an alarm (interrupt) signal. The interrupt reminder threshold can be set to different voltages through the PVDSEL<1:0> registers. The PVD module can be turned off by setting PD_PDT = '1'. For the corresponding value of specific register, please refer to the analog register table.

VCC Power System

The operating power supply voltage range of VCC is $4.5 \sim 20$ V, which provides power for the on-chip gate driver module. If this voltage is below 4V it will be considered as undervoltage.

8 Clock System

The clock system consists of a 32KHz RC oscillator, a 4MHz RC oscillator, an external 4MHz crystal oscillator, and a PLL.

The 32K RC clock is used in the MCU system as a slow clock for modules such as reset/wakeup source filters or used in the low power mode; The 4MHz RC clock can be used as the main clock of the MCU, and can provide a reference clock to PLL. PLL clock is up to 96MHz; The external 4MHz crystal oscillator is used as a backup clock.

Both 32k and 4M RC clocks will been through factory calibration, and they can achieve \pm 5% and \pm 1% accuracy respectively at room temperature. Besides, the 4M RC clock tuning is also open to the user for different settings, which could improve the accuracy further to \pm 0.5%. In the range of -40 \sim 105 °C, the accuracy of the 32K RC clock is \pm 20%, and the accuracy of the 4M RC clock is \pm 1%.

The frequency of the 32K RC clock can be set by the register RCLTRIM<3:0>, and the frequency of the 4M RC clock can be set by the register RCHTRIM <5:0>. For the corresponding value of specific register, please refer to the analog register table.

The chip has been calibrated before it leaves the factory. Generally, users do not need to configure these registers again. If fine-tuning of the frequency is required, please read the original configuration value first, and then calculate the new settings accordingly.

The 4M RC clock is turned on by setting RCHPD = '0' (ON by default, turn off when set to "1'). The RC clock needs a reference voltage and current provided by the Bandgap voltage reference module; thus, do remember to turn on the BGP module before turning on the RC clock. When the chip is powered on, the 4M RC clock and BGP module are both turned on automatically. The 32K RC clock is always on and cannot be turned off.

The PLL multiplies the 4M RC clock to provide a higher frequency clock for modules like MCU and ADC. The highest frequency of MCU and PWM module is 96MHz, and the typical working frequency of ADC module is 48MHz. It can be set to different frequency by the register ADCLKSEL <1:0>.

PLL is turned on by setting PLLPDN = '1' (OFF by default, turn on when set to '1'). Before turning on the PLL module, the BGP (Bandgap) module should be turned on first. After the PLL is turned on, it needs a settling time of 6us to achieve a stable frequency output. When the chip is powered on, the RCH clock and BGP module are both turned on. PLL is OFF by default and could be enabled by software.

The crystal oscillator circuit has a built-in amplifier and an oscillator capacitor. Connect a crystal between IO OSC_IN/OSC_OUT and set XTALPDN = '1' to start the oscillation.

9 Reference Voltage

Reference voltage and current are provided for ADC, DAC, RC clock, PLL, temperature sensor, operational amplifier, comparator and FLASH. Before using any of the above modules, the BGP voltage reference should be turned on first.

When the chip is powered on, the BGP module is turned on automatically. The voltage reference is turned on by setting BGPPD = '0'. From OFF to ON, BGP needs about 2us to stabilize. BGP output voltage is about 1.2V, and accuracy is \pm 0.8%

The voltage reference can be measured by setting REF_AD_EN = '1' and via IO P2.3.

10 Analog Digital Converter

The chip integrated a synchronous double-sampling SAR ADC which is shut down by default when the chip is powered up. Before turning on ADC, the BGP module, 4M RC clock and PLL should be turned on first. In the default configuration, ADC clock is 48MHz, which corresponds to a conversion rate of 3Msps.

The synchronous double sampling circuit can sample the two input analog signals at the same time. After the sampling is completed, the ADC converts the two signals one by one and writes them into the corresponding data registers.

ADC takes 16 ADC clock cycles to complete one conversion, of which 13 are conversion cycles and 3 are sampling cycles. I.E. $f_{conv}=f_{adc}/16$. When the ADC clock is set to 48MHz, the conversion rate is 3Msps.

When the ADC is working at a lower frequency, the power consumption can be reduced by setting register CURRIT<1:0>.

ADC could work in different modes: One-time single channel trigger mode, continuous single channel sampling mode, One-time 1 to 20 channels scanning mode, continuous 1 to 20 channels scanning mode. It has a set of 20 independent registers for each analog channel.

The ADC trigger can be MCPWM/Timer trigger signals T0, T1, T2 and T3 happened for the preset number of times, or software trigger event.

Among the 20 analog channels, the 19th channel is analog ground and is used to measure the offset of the ADC. The ADC values of other channels will be automatically subtracted by this offset. The offset is calibrated in factory and store in flash. Each time the chip is powered up, this offset will be loaded into ADC_DC register automatically. If the user needs to improve the offset over the whole temperature, it can be recalculated time by time (for example, each hour) when the ADC is idle.

When GAIN_REF = 0, the ADC voltage reference is 2.4V. The ADC has two gain modes, which are set by GAIN_SHAx, corresponding to 1x and 2/3 x gain setting; 1x gain corresponds to an input signal range of \pm 2.4V, and 2/3 gain corresponds to an input signal range of \pm 3.6V. When measuring the output signal of the OPA, select the specific ADC gain according to the maximum signal that the OPA may output.

11 Operational Amplifier

4-channel of rail-to-rail OPAs (3 channels for 084D) are integrated, with a built-in feedback resistor R2/R1. A resistor R0 is required to be connected in series to the external pin. The resistance of feedback resistors R2:R1 can be adjusted by register RES_OPA0<1:0> to achieve different gain. For the corresponding value of specific register, please refer to the analog register table.

The close-loop gain of OPA is R2/(R1+R0), where R0 is the resistance of the external resistor.

For the application of MOS resistance direct sampling, it is recommended to connect an external resistance of $>20k\Omega$ to reduce the current flowing into the chip pin when the MOS is turned off;

For the application of small resistance sampling, it is recommended to connect an external resistor of 100Ω .

The OPA can select one of the output signals of the 4-channels amplifiers by setting OPAOUT_EN <2:0>, and send it to the P2.7 IO port through a buffer for measurement (see the corresponding relationship in the datasheet 'Pin Function Description"). Because of this buffer, the OPA is able to be output to an IO while operating normally.

When the chip is powered on, the OPA module is OFF by default. It can be turned on by setting OPAxPDN = '1', and turn on the BGP module before turning on the amplifier.

For built-in clamp diodes are integrated between the positive and negative OPA inputs, the motor phase line could be directly connected to the OPA input through a matching resistor, thereby simplifying the external circuit for MOSFET current sampling.

12 Comparator

Built-in 2-channel rail-to-rail comparators with programmable comparator speed, hysteresis voltage, and signal source.

The comparison delay can be set to 0.15 uS/0.6 uS by register IT_CMP. and the hysteresis voltage can be set to 20 mV/0 mV by CMP_HYS.

The signal sources of the positive and negative inputs can be programmed by register CMP_SELP<2:0> and CMP_SELN<1:0>. For details, please refer to the analog register description.

When the chip is powered on, the comparator module is OFF by default. The comparator is turned on by setting CMPxPDN = '1', and turn on the BGP module before turning on the comparator.

13 Temperature Sensor

The chip has a temperature sensor with an accuracy of ±2°C. The temperature sensor will be calibrated in factory, and the calibration value is saved in the flash info area.

When the chip is powered on, the temperature sensor module is OFF by default. Turn on the BGP module before turning on the temperature sensor.

The temperature sensor is turned on by setting TMPPDN = '1', and it takes about 2us to be stable after turning on. Thus, it should be turned on at least 2us ahead before the ADC measures the sensor output.

14 Digital Analog Converter

The chip has a 1-channel 12bit DAC, the maximum range of the output signal can be set to 1.2V/3V/4.85V through the register DAC_GAIN <1:0>.

The 12bit DAC can be output via IO port P0.0 by setting register DACOUT_EN = 1, which can drive a load resistance of over $5k\Omega$ and a load capacitance of 50pF.

The maximum output data rate of the DAC is 1Msps.

When the chip is powered on, the DAC module is OFF by default. DAC can be turned on by setting DAC12BPDN = 1. Turn on the BGP module before turning on the DAC module.

15 Processor

- 32-bit Cortex-M0 + DSP dual-core processor
- ≽ Two-wire SWD debug pin
- System frequency is up to 96MHz

16 Storage

16.1 Flash

- built-in flash including 32kB/64kB main area and 1kB NVR
- Endurance: 20,000 Cycles(min)
- Data retention: more than 100 years
- ➤ Single byte program: 7.5us(max), Sector erase: 5ms(max)
- > Sector size 512bytes, supporting Sector erase/program and in-application program, erase/program one sector while accessing another
- Flash data anti-theft by programming the last word of flash to any words other than 0xFFFFFFFF

16.2 **SRAM**

built-in 8kB SRAM

17 Motor Control PWM

- ➤ MCPWM operating frequency is up to 96MHz
- > Supports up to 4 channels of complementary PWM output with adjustable phase
- The width of dead-zone in each channel can be configured independently
- Support edge-aligned PWM
- Support software control IO mode
- Support IO polarity control
- ➤ Internal short circuit protection to avoid short circuit due to configuration error
- External short circuit protection, enabling fast shutdown by monitoring the external signals
- ➤ Internal ADC sampling interrupt
- Preload MCPWM register configuration and update simutaneously
- Programmable load time and period

18 Timer

- 4-channel standard timer, 2-channel 16-bit timer, 2-channel 32-bit timer.
- Support capture mode for measuring external signal/pulse width ➣
- Support comparison mode for timed interruption of edge-aligned PWM

19 Hall Sensor Interface

- Built-in 1024 cycles filtering
- \triangleright 3-channel Hall signal input
- 24-bit counter, with overflow and capture interrupt

20 DSP

- Customized DSP instruction set for motor control algorithm, , three-stage pipeline achitecture
- Operating frequency is up to 96MHz
- ➤ 32/16-bit divider, could finish one division calculation in 10 cycles
- > 32-bit hardware SQRT, could finish one SQRT calculation in 8 cycles
- Q15 format Cordic trigonometric function module, could finish sin/cos/artanc calculation in 8 cycles
- ➤ DSP has independent program memory and data memory, DSP could execute its program independently, and can also be called by MCU to perform a certain calculation as a AHB slave like a coprocessor
- Support DSP IRQ and pause state for data exchange purpose with MCU

21 General Peripherals

- Two UART, full-duplex operation, support 7/8 data bit, 1/2 stop bit, odd/even/no parity mode, with 1 byte tx buffer, 1 byte rx buffer, support Multi-drop Slave/Master mode, support 300 to 115200 baud rate
- One SPI, support master-slave mode
- One IIC, support master-slave mode
- One CAN-bus (084D without CAN)
- ➤ Hardware watchdog, driven by 32kHz RC clock and which is independent of system high-speed clock, with write protection and 2/4/8/64 seconds reset interval.

22 Gate Driver Module

22.1 Module Parameter

The internal gate driver module of the chip has 5 different parameter specifications. According to the different gate driver circuit parameters, the gate driver module is divided into 5 models, which are $G1\sim G5$ respectively. The comparison table is as Table 22-1.

-				
Device	Date Code	Gate Driver		
	YYWWXD	G1		
LKS32MC084DF6Q8	YYWWXA	G2		
	YYWWXB	G3		
	YYWWXA	G1		
1 1/C22MC006N000	YYWWXD	G4		
LKS32MC086N8Q8	YYWWXC	G2		
	YYWWXB	G3		
LKS32MC088KU808	YYWWX	G5		

Table 22-1 Device-Gate driver circuit version comparison table

"YYWWX" is the data code and chip version number, see the third line of the chip silk print. "YYWWX" is the production date, "*" is optional, and is usually A, B, C, D... or blank, which represents the version number of the chip pre-driver.

22.1.1 Gate Driver Module G1/Gate Driver Module G4

Table 22-2 Gate Driver Module G1/Gate Driver Module G4 parameter

Parameter	Min	Тур	Max	Unit	Description	
Absolute Maximum Ratings						
Low side and logic fixed supply VCC	-0.3		+25.0	V	To ground	
High side floating supply VB	-0.3		+300	V		
High side offset VS	VB-25		VB+0.3	V		
High side output HO _{1,2,3}	VS-0.3		VB+0.3	V		
Low side output LO _{1,2,3}	-0.3		VCC+0.3	V		
Logic input HIN/LIN _{1,2,3}	-0.3		VCC+0.3	V	Lower of +15V or VCC+0.3	
Allowable offset voltage slew rate dVs/dt			50	V/ns		
Package power dissipation Pd			1.6	W	Room temperature 25°	
Thermal resistance R _{thJA}			83	°C /W		
Junction temperature TJ			150	°C		
Storage temperature Ts	-55		150	°C		

Lead temperature			300	°C	Soldering for 10s
	Recommen	ded Opera	ting Conditio	ns	•
Low side and logic fixed supply VCC	+4.5		+20	V	To ground
High side floating supply VB	VS+4.5		VS+20	V	
High side offset VS	0		260	V	
High side output HO _{1,2,3}	VS		VB	V	
Low side output LO _{1,2,3}	0		VCC	V	
Logic input HIN/LIN _{1,2,3}	0		5	V	
Ambient temperature T _A	-40		125	°C	
	Gate drive	r Electrical	Characterist	ic	
VCC supply under-voltage trigger voltage	2.9	4.2	5.5	V	
Quiescent VCC supply current	210	330	450	1	Vin =0V or5V
Quiescent VBS supply current	25	45	65	uA	Vin =0Vor5V
High side bias leakage current	_	_	10	uA	VB =VS =260V
High side output HIGH short-circuit pulse current	1200	1500	_	mA	VO = 0V, VIN = VIH PW 10 us
High side output LOW short-circuit pulse current	1200	1500	_		VO = 15V, VIN = VIL PW 10 us
Turn-on propagation delay T _{on}	_	220	260		VS = 0V
Turn-off propagation delay T _{off}	_	110	140		VS = 0V
Turn-on rise time T _r		37		ns	C - 1 F
Turn-off fall time $T_{\rm f}$	_	30			C _L =1nF
Dead time D _T	_	100	_		
Delay matching M _T			50		

¹YYWW is date code on chip package

22.1.2 Gate Driver Module G2

Table 22-3 Gate Driver Module G2 parameter

Parameter	Min	Тур	Max	Unit	Description	
Absolute Maximum Ratings						
Low side and logic fixed supply VCC	-0.3		+25.0	V	To ground	
High side floating supply VB	-0.3		+250	V		

High side offset VS	VB-25		VB+0.3	V	
High side output HO _{1,2,3}	VS-0.3		VB+0.3	V	
Low side output LO _{1,2,3}	-0.3		VCC+0.3	V	
Logic input HIN/LIN _{1,2,3}	-0.3		VCC+0.3	V	
Allowable offset voltage	0.5		700.0.5	V	
slew rate dVs/dt			50	V/ns	
Junction temperature TJ	-40		150	°C	
Storage temperature Ts	-55		150	°C	
Lead temperature	33		300	°C	Soldering for 10s
nead temperature	Recomme	ended One	rating Conditio		boldering for 105
Low side and logic fixed	Recomme	лиси орс	Tating Conditio	113	
supply VCC	+8		+20.0	V	相对于地
High side floating supply VB	VS+8		VS+20	V	
High side offset VS	-5		200	V	
High side output HO _{1,2,3}	VS		VB	V	
Low side output LO _{1,2,3}	0		VCC	V	
Logic input HIN/LIN _{1,2,3}	0		VCC	V	
Ambient temperature T _A	-40		125	°C	
	Gate driv	er Electric	al Characterist	ic	
Quiescent VCC supply		5 0	400		, , , , , , , , , , , , , , , , , , ,
current		50	100	uA	HIN=LIN=0V
Quiescent VBS supply		20	4.0		, , , , , , , , , , , , , , , , , , ,
current		20	40	uA	HIN=LIN=0V
Floating supply leakage I _{LK}			10	uA	VB=VS=220V
VCC supply under-voltage	4.0	4.7	6.7	17	
trigger voltage	4.0	4.7	6.7	V	
VBS supply under-voltage	3.9	5.6	6.9	V	
trigger voltage	3.7	5.0	0.9	V	
VCC supply under-voltage	3.6	4.4	6.4	V	
lock -on voltage	5.0	7.7	0.1	v	
VBS supply under-voltage	3.5	5.0	6.2	V	
lock -on voltage		0.0	0.2	•	
VCC supply under-voltage	0.25	0.3	0.8	V	
hysteresis voltage					
VBS supply under-voltage	0.25	0.6	0.8	V	
hysteresis voltage					
High level input threshold	2.8			V	
voltage V _{IH}					
Low level input threshold			0.8	V	
voltage V _{IL}					
Input bias current I _{source}		32	120	uA	HIN=LIN=5V
Input bias current I _{sink}			1	uA	HIN=LIN=0V

High level output, V _{BIAS} -V ₀			1	V	I ₀ =20mA
Low level output, V ₀			1	V	I ₀ =20mA
High level output short current I ₀₊	650	1000		mA	V _{CC} /V _{BS} =15V
Low level output short current I ₀₋	650	1000		mA	V _{CC} /V _{BS} =15V
Turn-on propagation delay T _{on}		270	500	ns	
Turn-off propagation delay T_{off}		80	150	ns	
Turn-on rise time $T_{\rm r}$		15	30	ns	C _L =1nF
Turn-off fall time $T_{\rm f}$		12	30	ns	CL=IIIr
Dead time D_T	100	200	400	ns	
Delay matching $M_{ extsf{T}}$			80	ns	T _{on} & T _{off} for (HS-LS)

22.1.3 Gate Driver Module G3

A bootstrap diode is integrated in the pre-driver.

Table 22-4 Gate Driver Module G3 parameter

Parameter	Min	Тур	Max	Unit	Description	
	Abso	lute Maxim	um Ratings			
Low side and logic fixed supply VCC	-0.3		+25.0	V	To ground	
High side floating supply VB	-0.3		+250	V		
High side offset VS	VB-25		VB+0.3	V		
High side output HO _{1,2,3}	VS-0.3		VB+0.3	V		
Low side output LO _{1,2,3}	-0.3		VCC+0.3	V		
Logic input HIN/LIN _{1,2,3}	-0.3		VCC+0.3	V		
Allowable offset voltage slew rate dVs/dt			50	V/ns		
Junction temperature TJ	-40		150	°C		
Storage temperature Ts	-55		150	°C		
Lead temperature			300	°C	Soldering for 10s	
	Recommended Operating Conditions					
Low side and logic fixed supply VCC	+4.5		+20.0	V	To ground	
High side floating supply VB	VS+10		VS+20	V		
High side offset VS	-5		200	V		

High aids autout HO	UC		VD	17	
High side output HO _{1,2,3}	VS _{1,2,3}		VB _{1,2,3}	V	
Low side output LO _{1,2,3}	0		VCC	V	
Logic input HIN/LIN _{1,2,3}	0		5	V	
Ambient temperature T _A	-40		125	°C	
	Gate driv	er Electric	al Characterist	ic	_
Quiescent VCC supply current1	210	330	450	uA	HIN=LIN=0/5V, ENB=0
Quiescent VCC supply current2		46	80	uA	HIN=LIN=0/5V, ENB=5
Quiescent VBS supply current	25	45	65	uA	HIN=LIN=0V
Floating supply leakage I_{LK}			10	uA	VB=VS=220V, VCC=0V
Driving Current I ₀₊		1		A	
Driving Current I ₀₋		1.2		A	
VCC supply under-voltage positive going threshold	2.9	4.2	5.5	V	
VCC supply under-voltage negative going threshold	2.5	3.8	5.1	V	
VCC supply under-voltage lockout hysteresis		0.4		V	
VBS supply under-voltage positive going threshold	2.5	3.8	4.5	V	
VBS supply under-voltage negative going threshold	2.2	3.5	4.5	V	
VBS supply under-voltage lockout hysteresis		0.3		V	
High level input threshold voltage V _{IH}	2.5			V	
Low level input threshold voltage V_{IL}			0.8	V	
Turn-on rise time T _r		27		ns	- C _L =1nF
Turn-off fall time $T_{\rm f}$		20		ns	CL-111F
Turn-on propagation delay T_{on}		600	700	ns	
Turn-off propagation delay $$T_{\rm off}$$		280	400	ns	
Dead time D_T	220	280	330	ns	
Delay matching M _T			60	ns	

22.1.4 Gate Driver Module G5

Table 22-4 Gate Driver Module G5 parameter



Parameter	Min	Тур	Max	Unit	Description
	Abso	lute Maxim	um Ratings	•	
Low side and logic fixed supply VCC	-0.3		+25.0	V	To ground
High side floating supply VB	-0.3		+625	V	
High side offset VS	VB-25		VB+0.3	V	
High side output HO _{1,2,3}	VS-0.3		VB+0.3	V	
Low side output LO _{1,2,3}	-0.3		VCC+0.3	V	
Logic input HIN/LIN _{1,2,3}	-0.3		VCC+0.3	V	
Allowable offset voltage slew rate dVs/dt			50	V/ns	
Junction temperature TJ	-40		150	°C	
Storage temperature Ts	-55		150	°C	
Thermal resistance θJA			200	°C/W	junction to ambient
	Recomme	ended Oper	ating Conditio	ns	
Low side and logic fixed supply VCC	+10	-	+20.0	V	To ground
High side floating supply VB	VS+10		VS+20	V	
High side offset VS	-5		600	V	
High side output HO _{1,2,3}	VS _{1,2,3}		VB _{1,2,3}	V	
Low side output LO _{1,2,3}	0		VCC	V	
Logic input HIN/LIN _{1,2,3}	0		VCC	V	
	Gate driv	er Electrica	al Characterist	ic	
Quiescent VCC supply currentI _{QCC}		50	150	uA	HIN=LIN=0V
Quiescent VBS supply currentI _{QBS}		35	80	uA	HIN=LIN=0V
Offset supply leakage currentl _{LK}			10	uA	VHO=VB=VS=620V
VCC under voltage rising threshold	8	8.5	9.8	V	
VBS under voltage rising threshold		8.7	10	V	
VCC under voltage falling threshold	7.2	7.6	8.8	V	
VBS under voltage falling threshold	6.5	7.8		V	
VCC under voltage hysteresis voltage	0.6	0.9	1.2	V	
VBSunder voltage hysteresis voltage		0.9		V	

771 1 1 1 1 1 1 1					
High level output voltage	2.4			V	
V_{IH}					
Low level output voltage			0.6	V	
V_{IL}			0.0	V	
Logic 1 Input bias current		32	100		111N1_1 1N1_ 5 37
I_{source}		32	100	uA	HIN=LIN=5V
Logic 0 Input bias			1	1	HIN LIN ON
current I _{sink}			1	uA	HIN=LIN=0V
High level output voltage			1	17	I 20 A
V_{OH}			1	V	I ₀ =20mA
Low level output voltage,			1	W	I ₀ =20mA
V_{OL}			1	V	VO=0V,
Output high short circuit					VIN=5V,Pulse
pulse current I ₀₊	300	450		mA	Width < 10uS
					VO=15V,
Output low short circuit	650	1000		mA	VIN=0V,Pulse
pulse current I ₀₋					Width < 10uS
Turn-on rise time T _r		15	30	ns	C _L =1nF
Turn-off fall time T _f		12	30	ns	
Turn-on propagation delay	100	250	450		UC OU
T_{on}	100	250	450	ns	VS=0V
Turn-off fall time T _{off}	80	160	300	ns	VS=0V or 600V
Dead time D_T	40	100	250	ns	
Dolov motoh M			00	20	T _{on} & T _{off} for
Delay match M _T			80	ns	(HS-LS)

22.2 Recommended Application Diagram




Fig. 22-1 Gate Driver Module G1/G2/G4/G5 Application Diagram It's recommended to add bootstrap diode between VBx and VCC for G1/G2/G4/G5.




Fig. 22-2 Gate Driver Module G3 Application Diagram

Gate Driver Module G3 has built-in bootstrap diode, so the bootstrap on board won't be necessary. But you could still use a bootstrap diode for compatibility concern.

Only the gate drive module pins are shown in the figure, where x = 1,2,3 corresponding to the



three sets of MOS gate drive outputs. The application diagram of each set is shown in Fig. 22-1 and Fig. 22-2.

Gate Driver Input	G1/2/3/4	G5	Note
LIN0		P1.5	P3.13 should be output enabled
HIN0		P1.4	
LIN1	P1.5	P1.7	P3.13 should be output enabled
HIN1	P1.4	P1.6	
LIN2	P1.7	P1.9	P1.12 should be output enabled
HIN2	P1.6	P1.8	
LIN3	P1.9		P1.15 should be output enabled
HIN3	P1.8		

Gate driver input-output transfer function:

Table 22-6 Gate Driver Module G1/G2/G3/G5 truth table

{HIN,LIN}	НО	LO	
00	0	0 Low side and high side are all off	
01	0	1	Low side on
10	1	0	High side on
11	0	0	Low side and high side are all on, which will trigger short protection




Fig. 22-3 Gate Driver Module G1/G2/G3/G5 polarity illustration

Table 22-7 Gate Driver Module G4 Gate driver truth table

{HIN,LIN}	НО	LO	
00	0	1	Low side on
01	0	0	Low side and high side are all off
10	0	0	Low side and high side are all on, which will trigger short protection
11	1	0	High side on




Fig. 22-4 Gate Driver Module G4 polarity illustration

23 Special IO Multiplexing

Notes for Special IO Multiplexing of LKS08x

The SWD protocol includes two signals: SWCLK and SWDIO. SWCLK is a clock signal. To the chip, it is an input and will always be an input. SWDIO is a data signal. It switches between the input state and the output state during data transmission, and the default is the input state.

Users could use two IOs of SWD as GPIOs P0.0/P2.15. The precautions are as follows:

- The default state of GPIO multiplexing is disabled, IO are used as SWD. After the hard reset of the chip, the initial state of IOs are SWD. Both IOs of SWD are fixed pull-up inside the chip (the internal pull-up resistor of the chip is about 10K). Please pay attention to the initial IO voltage level if application has specific requirements.
- When GPIO multiplexing is enabled, tools such as KEIL cannot directly access the chip, i.e., the Debug and erase download functions cannot access the chip since SWD are now general GPIO. If the program needs to be downloaded again, there are two solutions.
- Firstly, it is recommended to use Linko's dedicated offline downloader to erase. It is recommended to leave a certain margin before switching SWD to GPIO, such as about 100ms, to ensure that the offline downloader can erase the chip and prevent the deadlock. This margin is to ensure a successful offline downloader erasing. A greater margin means a greater probability of the successful one-time erasion.
- Secondly, the application should have a GPIO multiplexing exit mechanism. For example, some other IO invert (usually input), indicates that the SWDIO is required externally, and the software needs to be reconfigured to disable the multiplexing. At this moment, the KEIL function can access the chip via SWD again.

In SSOP24 package and QFN40 package, SWDIO is directly bonded with P0.0 and P2.15, and the corresponding GPIO can be directly enabled. It is recommended that SWDCLK keep unchanged (constant 1 or constant 0) when multiplexing SWDIO

For LKS087E, SWDCLK is bonded with P2.6 and the corresponding GPIO can be directly enabled. If SWDIO and SWDCLK are multiplexed at the same time, considerations for SWDCLK multiplexing are as follows:

- The default state of GPIO multiplexing is disabled, IO are used as SWD. After the hard reset of the chip, the initial state of IOs are SWD. Both IOs of SWD are fixed pull-up inside the chip (the internal pull-up resistor of the chip is about 10K). Please pay attention to the initial IO voltage level if application has specific requirements.
- When GPIO multiplexing is enabled, tools such as KEIL cannot directly access the chip, i.e., the Debug and erase download functions cannot access the chip since SWD are now general GPIO. If the program needs to be downloaded again, there are two solutions.
- Firstly, it is recommended to use Linko's dedicated offline downloader to erase. It is recommended to leave a certain margin before switching SWD to GPIO, such as about 100ms, to ensure that the offline downloader can erase the chip and prevent the deadlock. This margin is to ensure a successful offline downloader erasing. A greater margin means a greater probability



of the successful one-time erasion.

Secondly, the application should have a GPIO multiplexing exit mechanism. For example, some
other IO invert (usually input), indicates that the SWDIO is required externally, and the software
needs to be reconfigured to disable the multiplexing. At this moment, the KEIL function can
access the chip via SWD again.

When SWDCLK and SWDIO pins are used as GPIO, they should not act at the same time. That is, when SWDCLK multiplexing is enabled and changes, SWDIO can remain at level 0 (similar to time division multiplexing).

For RSTN signal, the default is for the external reset pin of LKS08x chip.

LKS08x allow users to multiplex RSTN as other IOs, and the multiplexed IO is P0.2. The precautions are as follows:

- The default state of reset IO multiplexing is disabled, and the software needs to write 1 to SYS_RST_CFG[5] to multiplex RSTN as GPIO. I.e., the initial state of PO[2] is RSTN. RSTN is provided with a pull-up resistor inside the chip (the internal pull-up resistor of the chip is about 100K). Attention shall be paid when the application has requirements for initial electric level.
- The default state of P0[2] is used as external reset, and the program can only be executed after the RSTN is released. The application needs to ensure that the RSTN has sufficient protection, such as the peripheral circuit with a pull-up resistor. It is better to add a capacitor.
- After RST IO multiplexing is enabled, the external reset is unavailable to the chip. If a hard reset is required, the reset source can only be power-down/watchdog reset.
- The multiplexing of RSTN does not affect the use of KEIL.

24 Ordering Information

Device	Package Size	Quantity per disc/tube	Quantity in box	Quantity in case
LKS32MC084DF6Q8	QFN40	490/disc	4900PCS	29400PCS
LKS32MC086N8Q8	QFN52	490/disc	4900PCS	29400PCS
LKS32MC088KU8Q8	QFN44	260/disc	2600PCS	15600PCS

25 Version History

Table 25-1 Document's Version History

Date	Version No.	Description	
2023.01.13	1.7	Add ordering information	
2022.12.12	1.69	Revise LKS32086XLN8Q8's definition	
2022.11.30	1.68	Revise gate driver module G1 parameter.	
2022.11.19	1.67	Revise date driver parameter description.	
2022.11.15	1.66	Revise special IO Multiplexing	
2022.11.08	1.65	Add description of 088K gate driver polarity	
2022.11.07	1.64	Add connection resistance between IO and internal analog circuit	
2022.10.28	1.63	Add characteristic of common mode voltage	
2022.10.13	1.62	Revise 088K pin assignment	
2022.08.04	1.61	Add 088K	
2021.12.30	1.6	Revise gate driver description	
2021.04.13	1.5	The whole family device selection guide	
2020.09.19	1.4	Minor revision	
2020.07.10	1.3	Revise gate drive module parameter	
2020.03.19	1.2	Add gate drive module	
2019.07.18	1.1	Revise 084D's definition	
2019.03.10	1.0	Initial version	

Disclaimer

LKS and LKO are registered trademarks of Linko.

Linko tries its best to ensure the accuracy and reliability of this document, but reserves the right to change, correct, enhance, modify the product and/or document at any time without prior notice. Users can obtain the latest information before placing an order.

Customers should select the appropriate Linko product for their application needs and design, validate and test your application in detail to ensure that it meets the appropriate standards and any safety, security or other requirements. The customer is solely responsible for this.

Linko hereby acknowledges that no intellectual property licenses, express or implied, are granted to Linko or to third parties.

Resale of Linko products on terms other than those set forth herein shall void any warranty warranties made by Linko for such products.

Prohibited for military use or life care and maintenance systems.

For earlier versions, please refer to this document.