AD-APARD32690-SI

Monday, June 30, 2025 4:54 PM

Quick Links

- ation/data-sheets/max32690.pdf

Pins

USER LEDs

- schematic: 02-073637-01-c.pdf
- LED1
- o index 0 o P2.1
- LED2 index 1 P0.11 D5

- LED3

 o index 2

 o P0.12

 o D5
- Processors
- Cortex-M4 (CM4)
- o 12 MHz general purpose
 with FPU
- RISC-V (RV32)

 - 32-bit
 coprocessor
 ultra-low-power
 offload data processing

Timers and Clocks

- MAX32690 Diagrams
 - o Simplified Block Diagram
 - o <u>Electrical Characteristics</u> o <u>Clocking Scheme Diagram</u>
- SYS CLK is system clock
- SYS_CLK is system circ...
 SYS_TICK is system timer

- clock vs. timer
 clock source
 Pick one of the following 7 as SYS_CLK (system clock)
 IPO

 - Internal Primary Oscillator
 120MHz
 - o ISO
 - Internal Secondary Oscillator
 60 MHz

 - used for exiting power-on reset o IBRO

 - Internal Baud Rate Oscillator
 7.3728 MHz
 - optimize active power consumption
 - allow UART communications to meet 2% baud rate tolerance

 - Internal Nanoring Oscillator
 8 kHz
 ultra low power

 - ERFO
 External RF Oscillator
 external crystal required
 32 MHz SETCO
 S2.768 kHz
 External RTC Oscillator
 RTC: Real-Time Clock
 external crystal required
 schematic
- - external clock (P0.23)
 does not have exposed connector for probing on APARD
 another name: ADINI110_LINK, ST

 SYS_CLK is primary clock source for digital logic and peripherals
 Wakeup
 UBRO or IPO

- ISO
 Clock Source in MSDK
- Clock Source in MSDK

 MXC_TMR_ABB_CLK = 0, // PCLK, peripheral clock, SYS_CLK/2

 MXC_TMR_BB_CLK = 1, // external clock from P0, 23

 MXC_TMR_SDO_CLK = 2, // internal secondary oscillator, 60 MHz

 MXC_TMR_SBO_CLK = 3, // Internal baud rate oscillator, 7. 3728 MHz

 MXC_TMR_BBO_CLK = 4, // external RF coscillator, 32.768 kHz

 MXC_TMR_BBO_CLK = 4, // external RT coscillator, 32.768 kHz

 MXC_TMR_BBO_CLK = 5, // external RT coscillator, 32.768 kHz

 MXC_TMR_TBO_DLX = 5, // internal nanoring oscillator, 8 kHz

 MXC_TMR_TBO_DLYB_CLK = 7, //(7.3728/8) = 0.9216 MHz

 O Whyn on Powhen PO is part of the mux in _Coscing Scheme Diagram?

 Texternal Low-power Timer (PTMMO,1), what are they used for?

 RTC (Real-Time Clock)

 databaset: MX325690

datasheet: MAX32690

- datasheet: MAX32690
 real-time clock (RTC)
 32-bit seconds register
 2**-32 seconds register
 3**-34 seco

 - 2nd alarm
 32-bit 1/4096 sub-second alarm
 tick resolution of 244us = 1/4096
 both alarms could repeat

- calibration
- calibration
 user software can compensate for minor variations in RTC
 enable SQWOUT alternate function to output RTC timing signal
 adjust RTC frequency through external hardware
 some thoughts related to MAX32690 RTC.

Programmable Timers


32-Bit Timer / Counter / PWM (TMR, LPTMR)

- general purpose 32-bit timers
- for timing, capture/compare, PWM generation
 o timer modes
- 32-bit up/down auto reload
- programmable prescaler PWM

me Diagram MAX32690 SONOUT N OFFISH OR SON BYPISS ORYSTAL = DEVICE PIN 65 UFTWRE,OUX PSS UPTMRI CX (11) RISCV (FNSS) ROMER OR THE HEAD STYPAGE
STATE CRYSTIL THE COLUMN STATE ADC CLK EX (PG9, AP1) (POR, APT)

SERCLASKT PO37)

SERCLASKT PO37) yours (input to) company to provide the control of the control o F0 F0 بسليلليل Fig. Par 4 x TMR 3 x UART WIDTO



Electrical Characteristics MAX32690

System Clock Frequency	fevs,oux				120	10%	
System Clock Period	fers_cux		Most c			ne	
Internal Primary Oscillator (PCC)	fire		130			100	
Internal Secondary Oscillator (SICI)	fso		60			MPE	
Internal Daud Pate Oseillater (BIRIO)	feec			7.5726			
Internal Hanceling Oscillator (RWIO)	Neo					Mili	
PARAMETER	EHWEOL.	CONDITIONS	ARTH	TYP	MAGE	UNITE	
Exeme RTC Osoleto ERTOO)	Aerca	128-bi realch crystal, C _{1., 3796, *} 8pF, ESR * 9040, C _{2.7} 3 2pF, Crystal power stroppation rating minimum 0.5pW, no external lasel repentions.	33.798			100	
External RF Coolston Frequency (ERPG)	tes	20M-0 crystal. C ₂ y ₁ x ₂ = 12pF, 6560-4 500; C ₃ > 1gF, 14m(permitting statisting 400gpm, initial televanism statisting, organial power dissipation robeing television, organial 15lp/W, 24m ² or the Mod 2009 Liber ducts for distals on calculating the lean seasonism.	20			100	
RFIC Operating Current	Sec	At power motes, RYC enabled		63		JaA.	
RISC Power-Sip Time	lenc, ox			250		775	
Evavour Pil Claris liquit Frequency	Rent particles	DRIED TREET, BUT			28	10%	
External Rysters Clinis trout Frequency	ber,cu	EXT_CLX selected			90	terry	
External Low-Primer Timent Clash Impal Primp, analy	for crises,	LPHANT_CLK MINISTER PS-S				194	
Extend Low-Power Times? Client Impel Pressure (c)	for private,	CPTWIZ.CCK selected P3-6				see	

MAX32690 RTC Description MAX32690

keeps the time of day in absolute seconds. The 30-bit s and be translated to calendar format by application software



32-bit Timer Instances MAX32690

Table 4.	MAX3261	00 Time	r Inst	ances									
	REGISTER	88VOLE 32-8/T	DUAL 16-BIT	SENGLE 16-BIT		CLOCK SOURCE							
INSTANCE	ACCESS NAME				HODE	POLK	ISO	IBRO	IMPO	ERTGO	LPTMRS_ CLK	CLK	
TMRO	TMR0	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No	
TMPH	TMRI	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No	
TMR2	TMR2	Yes	Yes	No	ACTIVE. SLEEP. LPM	Yes	Yes	Yes	No	Yes	No	No	
TMPIS	TMRS	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No	
LPTMRO	75894	No	No	Yes	SLEEP, UPM,	No	No	Yes	Yes	Yes	Yes	No	

- for timing, capture/compare, PWM generation

- timer modes
 features
 32-bit up/down auto reload
 programmable prescaler
 PWM
 capture & compare
 timer input, clock gating, capture
 timer output
 dual 16-bit timer

- o dual 16-bit timer
 o interrupts
 six 32-bit timers
 o operate in SLEEP, LPM, UPM modes
 Modes
 32-bit timer Instances table
 Watchdog Timer (WDT)
 compensate for electrical noise and EMI
 detects system unresponsiveness
 32-bit, free-running counter
 o configurable prescaler
 must be periodically reset
 WDT timeout can trigger interrupt and system reset
 of orce the instruction pointer to a known good location
 WDT timer instances
 Puber Train Engine (PT)
 e periodic signals
 can read more from datasheet MAX32690
 Wakeup Timer

- ERTCO as clock source
 prescaler from 1 to 4096
 support one-shot and continuous
 independent interrupt handler

Power Management

- user-configurable system clock
 Modes
 ACTIVE Mode
 both CM4 and RV32 can execute software
 CM4: all system SRAM
 RV32: 256KB flash and 128KB SRAM8
 c are execute from internal flash simultaneously
- all peripherals are on
 dynamic clocking disable peripherals not in use
 high performance while low-power consumption
 SLEEP Mode

- Ingin performance while low-power consumption SLEEP Mode
 I less power than ACTIVE mode
 wakes faster then LPM mode
 clocks can optionally be enabled
 CM4.8 RV32 are asleep
 peripherals are on
 clocks
 o all oscillators are available

 LOW POWER Mode (LPM)
 CM4.5 RAMO SRAMT are in state retention
 RV32 can access several peripherals
 clocks
 o IPO can optionally be powered down
 o INRO is on
 o INRO is on
 O IBRO, ERTCO, ISO and ERFO are optionally enabled

 MICRO POWER Mode (LPM)

 - CM4 & RV32 are state retained all non-MICRO Power domain peripherals are state retained
- al non-micro Power domain peripherals :
 clocks
 in IPO, ISO, ERFO are powered down
 in INRO is on
 in IRO, ERTCO are optionally enabled

 STANDBY Mode
- IARNUST MODE

 maintain system operation while keeping RTC

 CM4 & RV32 are state retained

 clocks

 RTC, wakeup timers, ERTCO optionally enabled

 INRO is on

- KUP Mode
 CM4 & RV32 are powered off
 all peripherals are powered down
 clocks

 © ERTCO, RTC, wakeup timers are optionally enabled

 O INRO is o

 IRO, ISO, IBRO, ERFO are powered down

TMRI	TMRI	Yes	Yes	No	SLEEP.	Yes	Yes	Yes	No	Yes	No	No
TMR2	TMR2	Ym	Yes	No	ACTIVE. SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
THIFTS	TMRS	Ym	Yes	No	ACTIVE. SLEEP. LPM	Yes	Yes	Yes	No	Yes	No	No
LPTMRO	TMR4	No	No	Yes	ACTIVE, SLEEP, LPM, UPM	No	No	Yes	Yes	Yes	Yes	No
UPTMR1*	TMRS	No	No	Yes	ACTIVE, BLEEP, LPM, UPM	No	No	Yes	Yes	Yes	No	Yes

"Available as an internal timer only on the 68-pin TQFN-EP paceage."

WDT Timer Instances MAX32690

	INSTANCE NAME	REGISTER ACCESS NAME	POWER MODE	CLOCK SOURCE					
	Manage MARE	REGISTER ACCESS NAME	POWER MODE	PCLK	IBRO	INRO	ERTGO		
	W019	WDTO	ACTIVE, SUCEP, LPM	Yes	Yes	No	No		
	LPWD10	WOT1	ACTIVE, SLEEP, LPM,	No	Yes	Yes	Yes		