

# AD-APARD32690-SL

Monday, June 30, 2025 4:54 PM

## Quick Links

- MAX32690 datasheet: <https://www.analog.com/media/en/technical-documentation/data-sheets/max32690.pdf>
- AD-APARD32690-SL User Guide: [AD-APARD32690-SL User Guide \[Analog Devices Wiki\]](#)
- AD-APARD32690 schematic: [02-073637-01-c.pdf](#)
- 32690 MSDK Peripheral Driver API: [MAX32690 Peripheral Driver API: Main Page](#)

## Pins

### USER LEDs

- schematic: [02-073637-01-c.pdf](#)
- LED1
  - index 0
  - P2.1
  - D52
- LED2
  - index 1
  - P0.11
  - D5
- LED3
  - index 2
  - P0.12
  - D5

## Processors

- Cortex-M4 (CM4)
  - 12 MHz
  - general purpose
  - with FPU
- RISC-V (RV32)
  - 32-bit
  - coprocessor
  - ultra-low-power
  - offload data processing

## Timers and Clocks

### MAX32690

#### Diagrams

- [Simplified Block Diagram](#)
- [Electrical Characteristics](#)
- [Clocking Scheme Diagram](#)

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690

#### MAX32690


#### MAX32690

#### MAX32690

## Electrical Characteristics MAX32690

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
System Clock Frequency	$f_{SYS\_CLK}$			120		MHz
System Clock Period	$T_{SYS\_CLK}$			1/120		ns
Internal Primary Oscillator (IPO)				120		MHz
Internal Secondary Oscillator (ISO)				60		MHz
Internal Baud Rate Oscillator (IBRO)				7.3728		MHz
Internal Nanoring Oscillator (INRO)				8		kHz
External RF Oscillator (ERFO)				32		MHz
External Low-Power Timer (LPTMR0)				1		ms
External Low-Power Timer (LPTMR1)				1		ms
External Low-Power Timer (LPTMR2)				1		ms
External Low-Power Timer (LPTMR3)				1		ms
External Low-Power Timer (LPTMR4)				1		ms
External Low-Power Timer (LPTMR5)				1		ms

## Clocking Scheme Diagram MAX32690



## 32-bit Timer Instances MAX32690

Table 4. MAX32690 Timer Instances

INSTANCE	REGISTER ACCESS NAME	SINGLE 32-BIT	DUAL 16-BIT	SINGLE 16-BIT	POWER MODE	CLK	ISO	IBRO	INRO	ERTCO	LPTMR0_CLK	LPTMR1_CLK
TMR0	TMR0	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
TMR1	TMR1	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
TMR2	TMR2	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
TMR3	TMR3	Yes	Yes	No	ACTIVE, SLEEP, LPM	Yes	Yes	Yes	No	Yes	No	No
LPTMR0	TMR4	No	No	Yes	ACTIVE, SLEEP, LPM, LPM	No	No	Yes	Yes	Yes	Yes	No
LPTMR1*	TMR5	No	No	Yes	ACTIVE, SLEEP, LPM, LPM	No	No	Yes	Yes	Yes	No	Yes

\*Available as an internal timer only on the 68-pin TQFP-EP package. There is no external connection to this timer on the 68-pin TQFP-EP package.

## WDT Timer Instances MAX32690

## Programmable Timers

### 32-Bit Timer / Counter / PWM (TMR, LPTMR)

- general purpose
- 32-bit timer

- enable sleep and then transition to deep sleep using engine
- adjust RTC frequency through external hardware

## Programmable Timers

### 32-Bit Timer / Counter / PWM (TMR, LPTMR)

- general purpose
- 32-bit timers
- for timing, capture/compare, PWM generation
  - [timer modes](#)
- features
  - 32-bit up/down auto reload
  - programmable prescaler
  - PWM
  - capture & compare
  - timer input, clock gating, capture
  - timer output
  - dual 16-bit timer
  - interrupts
- six 32-bit timers
  - operate in SLEEP, LPM, UPM modes
    - [Modes](#)

### 32-bit [Timer Instances](#)

#### Watchdog Timer (WDT)

- compensate for electrical noise and EMI
- detects system unresponsiveness
- 32-bit, free-running counter
  - configurable prescaler
- must be periodically reset
- WDT timeout can trigger interrupt and system reset
  - force the instruction pointer to a known good location
- [WDT timer instances](#)

#### Pulse Train Engine (PT)

- periodic signals
- can read more from datasheet [MAX32690](#)

#### Wakeup Timer

- ERTCO as clock source
- prescaler from 1 to 4096
- support one-shot and continuous
- independent interrupt handler

## Power Management

- user-configurable system clock

### Modes

#### ACTIVE Mode

- both [CM4 and RV32](#) can execute software
  - CM4: all system SRAM
  - RV32: 256KB flash and 128KB SRAM8
  - can execute from internal flash simultaneously
- all peripherals are on
- dynamic clocking disable peripherals not in use
- high performance while low-power consumption

#### SLEEP Mode

- less power than ACTIVE mode
- wakes faster than LPM mode
- clocks can optionally be enabled
- CM4 & RV32 are asleep
- peripherals are on
- clocks
  - all oscillators are available

#### LOW POWER Mode (LPM)

- CM4, SRAM0 - SRAM7 are in state retention
- RV32 can access several peripherals
- clocks
  - IPO can optionally be powered down
  - INRO is on
  - IBRO, ERTCO, ISO and ERFO are optionally enabled

#### MICRO POWER Mode (UPM)

- CM4 & RV32 are state retained
- all non-MICRO Power domain peripherals are state retained
- clocks
  - IPO, ISO, ERFO are powered down
  - INRO is on
  - IBRO, ERTCO are optionally enabled

#### STANDBY Mode

- maintain system operation while keeping RTC
- CM4 & RV32 are state retained
- clocks
  - RTC, wakeup timers, ERTCO optionally enabled
  - INRO is on

#### BACKUP Mode

- CM4 & RV32 are powered off
- all peripherals are powered down
- clocks
  - ERTCO, RTC, wakeup timers are optionally enabled
  - INRO is on
  - IPO, ISO, IBRO, ERFO are powered down

LPTMR1*	TMR5	No	No	Yes	ACTIVE, SLEEP, LPM, UPM	No	No	Yes	Yes	Yes	No	Yes
---------	------	----	----	-----	----------------------------------	----	----	-----	-----	-----	----	-----

\*Available as an internal timer only on the 68-pin TQFN-EP package. There is no external connection to this timer on the 68-pin TQFN-EP package.

### [WDT Timer Instances MAX32690](#)

Table 5. MAX32690 Watchdog Timer Instances

INSTANCE NAME	REGISTER ACCESS NAME	POWER MODE	CLOCK SOURCE			
			PCLK	IBRO	INRO	ERTCO
WDT0	WDT0	ACTIVE, SLEEP, LPM	Yes	Yes	No	No
LPWDT0	WDT1	ACTIVE, SLEEP, LPM, UPM	No	Yes	Yes	Yes