

Flexible High-Temperature MoS₂ Field-Effect Transistors and Logic Gates

Yixuan Zou, Peng Li,* Caizhen Su, Jiawen Yan, Haojie Zhao, Zekun Zhang, and Zheng You*



Cite This: ACS Nano 2024, 18, 9627–9635




Read Online

ACCESS |

Metrics & More

Article Recommendations

Supporting Information



ABSTRACT: High-temperature-resistant integrated circuits with excellent flexibility, a high integration level (nanoscale transistors), and low power consumption are highly desired in many fields, including aerospace. Compared with conventional SiC high-temperature transistors, transistors based on two-dimensional (2D) MoS₂ have advantages of superb flexibility, atomic scale, and ultralow power consumption. However, MoS₂ cannot survive at high temperature and drastically degrades above 200 °C. Here, we report MoS₂ field-effect transistors (FETs) with top/bottom hexagonal boron nitride (h-BN) encapsulation and graphene electrodes. With the protection of the h-BN/h-BN structure, the devices can survive at much higher temperature (≥ 500 °C in air) than those of the MoS₂ devices ever reported, which provides us an opportunity to explore the electrical properties and working mechanism of MoS₂ devices at high temperature. Unlike the relatively low-temperature situation, the on/off ratio and subthreshold swing of MoS₂ FETs show drastic variation at elevated temperature due to the injection of thermal emission carriers. Compared with metal electrode, devices with a graphene electrode demonstrate superior performance at high temperature (~1-order-larger current on/off ratio, 3–7 times smaller subthreshold swing, and 5–9 times smaller threshold voltage shift). We further realize that the flexible CMOS NOT gate based on the above technique, and demonstrate logic computing at 550 °C. This work may stimulate the fundamental research of properties of 2D materials at high temperature, and also creates conditions for next-generation flexible harsh-environment-resistant integrated circuits.

KEYWORDS: MoS₂, high-temperature, field-effect transistor, graphene, flexible, logic gate

Flexible nanoscale ultralow-power transistor capable of operating at high temperature is the building block for next-generation integrated circuits (ICs), which can operate in a harsh environment and can be deformed into arbitrary shapes as needed. They are highly desired in many fields, including aerospace, deep drilling, and robot for harsh environments.^{1–3} Conventional high-temperature-resistant ICs are mainly based on silicon carbide (SiC) transistors.^{4–7} For example, Elahipanah et al. reported a high-performance 4H-SiC bipolar junction transistor capable of operating at temperatures as high as 500 °C.⁸ However, SiC transistors are rigid with relatively high power consumption, and they are difficult to reduce to the nanoscale.

Molybdenum disulfide (MoS₂), a layered 2D semiconductor, is capable of reaching one-atomic-layer thickness by mechanical exfoliation and chemical vapor deposition. Recently, great interest has been focused on MoS₂ as a channel material for atomic-scale ultralow-power high-performance FETs due to its superb electrical properties^{9–12} (high carrier mobility, ultralow

Received: December 31, 2023

Revised: March 7, 2024

Accepted: March 13, 2024

Published: March 15, 2024



1/f noise). With extraordinary mechanical properties (high fracture strain), MoS₂ is also a promising candidate for flexible devices.^{13–16} Li et al. reported four-inch wafer-scale integrated flexible transistor and logic gate arrays based on monolayer MoS₂.¹⁷ Nevertheless, it is challenging for MoS₂ devices to be applied in high-temperature environments. As the temperature reaches 200 °C, a large number of S vacancies will form on the surface of MoS₂, which will adsorb oxygen molecules and result in doping of the material, leading to instability of the electrical properties.^{18,19} At higher temperatures (>300 °C), MoS₂ will oxidize, with oxide pits appearing on its surface, and even drastically decompose.^{20–22} The high-temperature-induced defects are detrimental to the electrical properties of MoS₂ devices.²³ As a result, the electrical properties and working mechanism of intrinsic MoS₂ devices at ultrahigh temperature are still unexplored, and the high-temperature MoS₂ FETs reported can only survive at relatively low temperatures (usually ≤350 °C) for very short times^{24–33} (~70 s), as shown in Table 1. Bao et al. measured the photoelectric response of

Table 1. Comparison of High-Temperature MoS₂ Devices

thickness of MoS ₂	device type	temperature tolerance	heating duration	ref
multilayer	FET	223 °C	\	24
monolayer	FET	173 °C	~12 s	25
multilayer	FET	175 °C	\	26
multilayer	TFT	223 °C	\	27
multilayer	TFT	107 °C	\	28
monolayer	synaptic transistor	350 °C	~70 s	29
few layer	photodetector	200 °C	\	30
monolayer	FET	125 °C	\	31
nanosheets	photodetector	300 °C	~70 s	32
multilayer	FET	107 °C	\	33
multilayer	FET	≥500 °C	>10 min	this work

bare MoS₂ channel transistors at 300 °C, but the operating time was only ~60 s. In addition, the real-time transfer characteristics of MoS₂ transistors at 300 °C was not investigated.³² Seok et al. reported MoS₂ transistors, which can operate at 107 °C by using an Al₂O₃ protection layer grown by atomic layer deposition (ALD) on the MoS₂ surface.³³ There remains a deficiency in two-dimensional (2D) transition-metal dichalcogenide (TMD) devices capable of exhibiting stable operation as well as good performance at high temperatures.

Here, we present MoS₂ FETs with h-BN encapsulation and graphene electrodes, which can survive at a much higher temperature (≥500 °C in air) than those of high-temperature MoS₂ devices reported. The electrical characteristics and working mechanism of the MoS₂ FET under high temperature were comprehensively investigated. Compared with conventional metal electrodes, graphene electrodes effectively enhanced the high-temperature performance of the MoS₂ FETs (on/off ratio, subthreshold swing, and threshold voltage stability). Finally, we realized flexible high-temperature CMOS NOT gates based on the MoS₂ FET and WSe₂ FET with h-BN encapsulation and graphene electrodes and demonstrated logic computing at 550 °C.

RESULTS AND DISCUSSION

We fabricated MoS₂ FETs by mechanically stacking the bottom h-BN layer, multilayer MoS₂, graphene electrodes, and top h-BN layer sequentially on Si/SiO₂ substrate, followed by photolithography, metal deposition, and metal liftoff for top gate fabrication. The as-fabricated devices were annealed in Ar atmosphere at 200 °C for 2 h to remove the residues as well as to improve the MoS₂-graphene contact. The top and bottom h-BN form a heat-resistant encapsulation structure, as h-BN is a promising heat-resistant protection layer.^{34,35} Additionally, the bottom h-BN layer eliminates the substrate scattering and significantly improves the electrical properties of MoS₂.³⁶ The top h-BN also serves as a gate dielectric layer. According to our previous work, h-BN demonstrated superb isolating properties, even at high temperature.³⁷ Figure 1c shows the optical microscopy image of a representative MoS₂ FET, which consists of five pieces of 2D-material flakes. Atomic force microscopy (AFM) measurements illustrate that the thicknesses of MoS₂ channel and graphene electrode are ~9.3 and ~9.8 nm, respectively (Figure 1d), and the thicknesses of top and bottom h-BN are ~35 and ~18 nm, respectively (Figure S1 in the Supporting Information). Raman spectrum of MoS₂ clearly shows characteristic peaks of E_{2g}¹ (383 cm⁻¹) and A_{1g} (405 cm⁻¹) (Figure 1e).^{38,39} Figure 1f demonstrates the Raman G peak (1580 cm⁻¹) and 2D peak (2721 cm⁻¹) of graphene,^{40,41} and E_{2g} peak of h-BN (1364 cm⁻¹).³⁵ Sharp Raman peaks indicate the high quality of the 2D materials studied in this work. High-resolution transmission electron microscopy (HRTEM) cross-sectional image of the MoS₂ FET (Figure 1g) shows an atomically flat h-BN/graphene/MoS₂/h-BN heterostructure without defect or air gap, which is essential for high-temperature-resistant capability. The thickness of monolayer MoS₂ (0.65 nm) is consistent with reported values.^{10,38}

High-temperature-resistant capability of the MoS₂ FET was investigated. The point defects and line defects in MoS₂ due to oxidation are difficult to be identified using an optical microscope. In addition, MoO₃, one of the typical oxides of MoS₂, sublimes easily at high temperature.⁴² As a result, it is difficult to determine whether MoS₂ is oxidized during heating by observing the Raman peaks of MoO₃ (Figure S2 in the Supporting Information). We investigated the high-temperature-resistant capability of the devices by directly measuring their transfer curves at high temperature, inasmuch as the electrical properties are extremely sensitive to the defects/oxide in MoS₂.

We fabricated transistors with a bare MoS₂ channel and graphene electrodes on the bottom h-BN substrate as control groups (inset of Figure 2a). The transfer curve of a representative device measured at 25 °C is shown in Figure 2a, illustrating good electrical properties. Thereafter, the transfer curve of the same device was derived at 250 °C, which showed a clear rightward shift with increasing heating duration (Figure 2b). The rightward shift of transfer curve is caused by S vacancies generated on the MoS₂ surface as the temperature exceeds 200 °C (inset of Figure 2b). Oxygen molecules fill the S vacancies and result in a p-doping effect.^{18,19,26} Under higher temperatures (500 °C), the transfer curve shifts rightward at first and then declines rapidly (Figure 2c). The optical microscopy image of the device after heating at 500 °C shows serious decomposition of the MoS₂ channel (Figure S3 in the Supporting Information) due to the water




Figure 1. High-temperature-resistant MoS₂ FET. (a, b) Schematic views of MoS₂ FET with h-BN encapsulation and graphene electrodes. (c) Optical microscopy image of the MoS₂ device which consists of five pieces of 2D-material flakes. Dash lines indicate the edge of MoS₂ (red), graphene (black), bottom h-BN (green), and top h-BN (yellow). (d) AFM topographic image and height-position curve of MoS₂ and graphene electrode. (e, f) Raman spectra of MoS₂, h-BN and graphene. (g) HRTEM cross-sectional image of h-BN/graphene/MoS₂/h-BN heterostructure in the MoS₂ FET.

and oxygen in air (Figure S8 in the Supporting Information), which contributes to the decline of transfer curve. Therefore, bare MoS₂ can easily form S vacancies (at ~ 250 °C) and even seriously decompose (at ~ 500 °C) under high temperatures.

Dielectric deposited by atomic layer deposition (ALD) has been widely applied as the heat-resistant layer.³³ As control groups, we coated the MoS₂ channel with an ALD-deposited HfO₂ film with a thickness of 30 nm (inset of Figure 2d). The transfer curve of the device shows a similar rightward shift at 250 °C (Figure 2e), indicating the formation of S vacancies and O₂ doping. Under 500 °C, the transfer curve mainly shows a rightward shift without an obvious decline (Figure 2f). The optical microscope image of the device after heating at 500 °C demonstrates no serious decomposition of the MoS₂ (Figure S3). Therefore, the ALD-deposited dielectric layer can protect the MoS₂ channel from decomposition to some extent at high temperatures. But it cannot effectively prevent the formation of S vacancies and O₂ doping due to defects (pin holes, etc.) in the ALD-deposited film.^{43–45} After annealing at 500 °C, the HfO₂ film on the metal electrode surface shows a large number of bubbles (Figure S4 in the Supporting Information), indicating the presence of defects in the ALD-deposited film.

As a comparison, the transfer curve of h-BN encapsulated devices demonstrated excellent stability without an obvious shift or decline, even at 500 °C (see Figures 2h and 2i). After heating to 500 °C, the MoS₂ film remained intact and no decomposition was observed by optical microscopy (Figure

S3); yet, it still demonstrated good electrical properties (see Figures S11 and S12 in the Supporting Information). This is due to the high-quality h-BN crystal with extremely low defect density, as well as the atomically flat interfaces between the top and bottom h-BN layers, which play an important role in high-temperature protection by preventing the oxygen molecules from diffusing into the h-BN/h-BN encapsulation. As such, the h-BN/h-BN encapsulation effectively protects the MoS₂ channel under high temperature. As shown in Figure 2f, the initial transfer curve ($t = 0$ min, red curve) of the HfO₂ encapsulated device demonstrated a comparable I_{on}/I_{off} ratio (~ 0.5) to that of the h-BN encapsulated device (Figure 2i). However, as the heating time increases, oxygen molecules fill the S vacancies on MoS₂ surface due to the poor protection of HfO₂ and result in the *p*-doping effect (Figure 2f). The significantly enhanced *p*-type conductivity leads to a relatively larger I_{on}/I_{off} ratio, which is unstable and uncontrollable. The h-BN encapsulated devices, on the other hand, are stable and maintain the intrinsic electrical properties of MoS₂ at high temperatures. In situ Raman spectra of h-BN encapsulated MoS₂ at different temperatures from 25 to 500 °C (Figure S9 in the Supporting Information) indicate that MoS₂ does not undergo structural phase transition at high temperatures. The temperature that our MoS₂ FETs can tolerate (≥ 500 °C) is much higher than those of the high-temperature MoS₂ devices reported (Table 1). It provides us the opportunity to explore




Figure 2. High-temperature-resistant capability. (a) Transfer curve of transistor with bare MoS₂ channel at 25 °C ($V_{ds} = 0.5$ V). The inset is the schematic of the device structure. (b, c) Transfer curves of the transistor with bare MoS₂ channel measured at 250 and 500 °C, respectively, with different heating duration. (d) Transfer curve of ALD HfO₂-coated MoS₂ FET at 25 °C. (e, f) Transfer curves of ALD HfO₂-coated MoS₂ FET measured at 250 and 500 °C, respectively, with different heating duration. (g) Transfer curve of h-BN encapsulated MoS₂ FET at 25 °C. (h, i) Transfer curves of h-BN encapsulated MoS₂ FET measured at 250 and 500 °C, respectively, with different heating durations.

the outstanding properties of MoS₂ under ultrahigh temperatures.

Temperature-dependent electrical properties of our MoS₂ FETs were then investigated. Previous studies mainly focus on relatively low-temperature situations (room temperature or below), and the electrical properties of MoS₂ at high temperature remain unexplored. Figure 3a shows the transfer curves measured as temperatures vary from −150 to 300 °C (source-drain voltage $V_{ds} = 500$ mV). The transfer curves demonstrate that the conductivity of the device increases with increasing temperature as the gate voltage V_{gs} is <0.4 V, while the conductivity decreases with increasing temperature as $V_{gs} > 0.4$ V, indicating the presence of metal–insulator-transition (MIT) phenomenon in the MoS₂ channel (MoS₂ exhibits an insulating behavior at $V_{gs} < 0.4$ V, and a metallic behavior at $V_{gs} > 0.4$ V; see Figure S5 in the Supporting Information). The Ioffe–Regel criterion predicts the existence of a MIT as the parameter $k_F \cdot l_e$ satisfies the criterion $k_F \cdot l_e \approx 1$, where k_F is the Fermi wave vector,

$$k_F = \sqrt{2\pi n_{2D}}$$

and l_e is the mean free path of electrons,

$$l_e = \frac{\hbar k_F \sigma}{n_{2D} e^2}$$

where n_{2D} is the charge density, \hbar the reduced Plank constant, σ the sheet conductivity, and e the elementary charge.¹² For the MoS₂ device, the strong Coulomb interactions of MoS₂ caused by its relatively high effective mass and low dielectric constant contribute to the existence of MIT. A large gate voltage V_{gs} leads to $k_F \cdot l_e \gg 1$, resulting in the metallic phase, and a small V_{gs} leads to $k_F \cdot l_e \ll 1$, which results in the insulating phase. Previous studies reported MIT phenomenon at relatively low temperatures,^{10,12,46} and our experiments show that this phenomenon also exists under high temperature. The observed MIT phenomenon indicates the barrier-free contact between graphene and MoS₂. Based on the thermionic emission theory, the drain current I_{ds} can be described by the following equation:^{47,48}




Figure 3. Temperature-dependent electrical properties of MoS₂ FET with h-BN encapsulation and graphene electrodes. (a) Transfer curves measured under different temperatures ($V_{ds} = 0.5$ V). (b) Effective Schottky barrier of the graphene-electrode device as a function of the gate voltage. Inset shows a linear-fitted Arrhenius plot as V_{gs} varies from -0.5 V to 0.5 V. (c) On/off ratio and SS derived under different temperatures. (d) Carrier mobility as a function of temperature.

$$I_{ds} = AA^*_{2D} T^{3/2} \exp\left[-\frac{q}{kT}\left(\phi_{SB,eff} - \frac{V_{ds}}{n}\right)\right] \quad (1)$$

where A is the channel area, A^* the Richardson constant, T the absolute temperature, k the Boltzmann constant, $\phi_{SB,eff}$ the effective Schottky barrier, and n the ideality factor. $\phi_{SB,eff}$ can be extracted from Arrhenius plots (see the inset of Figure 3b, $\ln(I_{ds}/T^{3/2})$ vs q/kT). Since the gate voltage V_{gs} is smaller than the flat band voltage V_{FB} ($V_{gs} < V_{FB}$), the extracted $\phi_{SB,eff}$ has a linear relationship with V_{gs} and gradually becomes sublinear as $V_{gs} > V_{FB}$.⁴⁹ Consequently, we extracted the Schottky barrier height (SBH) of 16.8 meV by finding the intersection of linear and sublinear regions (Figure 3b). The low SBH value implies that MoS₂/graphene interface has almost ohmic contact, because of the special band structure of graphene.^{10,37} The contact resistance, which is another crucial parameter for high-quality contacts, varied from 4 to 46 kΩ μm and decreased as the temperature decreased and the gate voltage increased (see Figure S10 in the Supporting Information).

We systematically studied the effect of the high-temperature environment on the core parameters of the MoS₂ FETs. Figure 3c demonstrates the current on/off ratio of the device as a function of the temperature. The on/off ratio (~ 10^7) shows negligible change at low temperatures (<25 °C). At high temperatures, it largely decreases as temperature increases (~ 10^3 at 300 °C), and shows almost linear dependence on temperature. The reduction of on/off ratio is attributed to the enhancement of hot electron emission across the Schottky barrier at elevated temperature, which leads to a significant increase in the off-state current (Figure 3a).

Figure 3c shows the subthreshold swing (SS = $dV_{gs}/d \ln I_{ds}$) of the device as a function of the temperature. A small SS implies a strong gating effect. At relatively low temperatures (<100 °C), SS increases slowly and shows an almost linear dependence on temperature. SS increases rapidly above 100 °C. The SS of MoS₂ FET increases from 49.6 mV/dec at -150 °C to 304 mV/dec at 300 °C. According to eq 2,⁵⁰

$$SS = \ln 10 \left(\frac{kT}{q} \right) \left(\frac{C_{ox} + C_s}{C_{ox}} \right) \quad (2)$$

where C_{ox} is the dielectric capacitance and C_s is the depletion capacitance. Higher temperature T and larger C_s values lead to larger SS. At relatively low temperatures, SS is only affected by T , while at high temperatures, the injection of thermal emission carriers expands the width of the depletion region, and thus increases C_s . Therefore, the enhancement of both C_s and T is responsible for the rapid variation of SS at high temperatures.

The carrier mobility (μ) of MoS₂ is given by the following equation:⁴⁸

$$\mu = \frac{dI_{ds}}{dV_{gs}} \left(\frac{L}{W} \right) \left(\frac{1}{C_{ox} V_{ds}} \right) \quad (3)$$

where L and W represent the channel length and width with $W/L \approx 1$, respectively. Figure 3d illustrates the carrier mobility of our MoS₂ device as a function of temperature on the logarithmic scale. The carrier mobility increases at first as the temperature increases and then μ starts to decrease from -50 °C (-223 K), with a maximum value of 42 cm² V⁻¹ s⁻¹. It has




Figure 4. Comparison of graphene and metal electrodes at high temperatures. (a) Transfer curves of Ti-electrode MoS₂ FET measured under different temperatures ($V_{ds} = 0.5$ V). (b) Transfer curves of Au-electrode MoS₂ FET measured under different temperatures ($V_{ds} = 0.5$ V). (c) $I_{on,T}/I_{on,25\text{ }^{\circ}\text{C}}$ derived under different temperatures. $I_{on,T}$ is the on-state current under different temperatures, and $I_{on,25\text{ }^{\circ}\text{C}}$ is the on-state current at 25 °C. (d) Schottky barrier height (SBH) values of graphene-MoS₂, Ti-MoS₂, and Au-MoS₂, respectively. Inset shows the band diagram of Au-MoS₂ contact. (e, f, g) I_{on}/I_{off} ratio, SS, and ΔV_{th} of MoS₂ FETs with three types of electrodes derived under different temperatures. (h) Schematic of the metal/MoS₂ interface.

been reported that the carrier mobility fits the expression $\mu \sim T^{-\gamma}$, with the exponent being 1.26–1.74 for multilayer MoS₂, since carriers are limited by phonon scattering.^{10,12,46} However, previous studies all focused on relatively low-temperature situations, and carrier transport properties in the MoS₂ film at high temperature have not been revealed. According to our experimental results, μ still fits the expression $\mu \sim T^{-\gamma}$ at high temperature, with an exponent of $\gamma = 1.51$, suggesting that the carriers in MoS₂ are still mainly limited by phonon scattering at high temperatures. Our study is important for understanding the carrier transport properties and mechanism in an atomically thin MoS₂ film at elevated temperatures.

To investigate the influence of electrodes to the high-temperature MoS₂ FETs, we prepared devices with Ti and Au electrodes, respectively, as control groups. Ti and Au are a typical small work function metal (4.3 eV) and a relatively large work function metal (5.1 eV), respectively,⁴⁷ which are widely used for MoS₂ FETs. As-fabricated devices were annealed in an Ar atmosphere at 200 °C to improve MoS₂-electrode contact properties. Figure 4a illustrates the transfer curves of a representative Ti-electrode device as the temperature varies from 25 °C to 300 °C. Drain current I_{ds} increases as the temperature rises for $V_{gs} < 0.2$ V, and decreases for $V_{gs} > 0.2$ V, indicating MIT phenomenon and low SBH in Ti-MoS₂ contact, similar to that of graphene-electrode MoS₂ FETs. Interestingly, Au-electrode devices did not exhibit MIT phenomenon (on-state current $I_{on,T}$ of Au-electrode device increases as the temperature increases, while $I_{on,T}$ of Ti- and graphene-electrode devices exhibit the opposite trend, Figures 4b and 4c), which may result from large SBH. The SBH of Au-MoS₂ contact we measured (81.4 meV) is larger than that of Ti-MoS₂ contact (22.2 meV), as shown in Figure 4d and Figure S6 in the Supporting Information, and the SBHs are consistent with reported values.^{10,51,52} Graphene-MoS₂ has the lowest SBH (16.8 meV), implying superb contact properties.

Additionally, Au-electrode devices show a strong bipolar character. This is because the barrier between metal and valence band top of MoS₂ is lower when MoS₂ is in contact with a large work function metal (Au) (inset of Figure 4d), thus more holes are injected across the barrier into the channel, leading to strong *p*-branches.⁴⁹

Compared with metal electrodes, graphene-electrode devices with superb contact properties demonstrate much better high-temperature performance. Graphene-electrode MoS₂ FETs show ~1 order of magnitude larger on/off ratio at elevated temperatures (Figure 4e). The SS values of MoS₂ FETs with different types of electrodes are comparable at room temperature. However, the SS of metal-electrode devices increases more significantly at high temperatures (3–7 times that of graphene-electrode devices at 300 °C, Figure 4f). As the temperature rises, the threshold voltage (V_{th}) of the MoS₂ FET has a leftward shift. Graphene-electrode devices demonstrate much smaller threshold voltage shift (ΔV_{th}) than those of metal-electrode ones (5–9 times smaller at 300 °C), indicating superior high-temperature stability of electrical properties, as shown in Figure 4g. It has been reported that covalent bonds, defects, interface diffusion, and atomic disorder may occur at the metal-MoS₂ interface,⁴⁹ as shown in Figure 4h. Additionally, Ti may react with MoS₂, especially at elevated temperature, forming Ti_xS_y and metallic Mo at the interface.⁵³ These factors weaken the electrical properties of the MoS₂-metal contact and result in more significantly change (degradation) of SS and ΔV_{th} . Graphene, on the other hand, is stable and difficult to form interface diffusion with or react with MoS₂ to form covalent bonds, enabling graphene-electrode devices to maintain relatively stable electrical properties at high temperatures. Therefore, the graphene electrode plays an important role in high-temperature MoS₂ FETs.

We further realized a flexible high-temperature CMOS NOT gate, a basic unit in a logic circuit, by integrating the MoS₂ FET and a h-BN-encapsulated/graphene-electrode WSe₂ FET




Figure 5. Flexible high-temperature CMOS NOT gate based on a MoS₂ FET and a WSe₂ FET. (a) Optical microscopy image of flexible high-temperature CMOS NOT gate (top gate is not shown). (b, c) Optical image and schematic view of the flexible high-temperature CMOS NOT gate. (d) Voltage transfer curves of the NOT gate measured under 550 °C. As V_{in} is negative (logic “0”), $V_{out} \approx V_{dd}$ (logic “1”). As V_{in} is positive (logic “1”), $V_{out} \approx 0$ V (logic “0”).

on a mica substrate (Figure 5a). The device illustrates excellent flexibility (bending radius <5 mm, Figure 5b) and good electrical properties under bending state (Figure S13). As shown in Figure 5c, few-layer WSe₂ flakes and MoS₂ flakes serve as the *p*-channel and the *n*-channel of the NOT gate, respectively, and three graphene electrodes are V_{dd} , V_{out} , and GND, respectively. A Pt universal top gate serves as V_{in} . Figure 5d shows the transfer curves of a representative NOT gate operated at 550 °C. As V_{in} becomes negative (logic “0”), the WSe₂ FET is turned on and the MoS₂ FET is turned off. As a result, V_{dd} mainly distributes on MoS₂ FET and $V_{out} \approx V_{dd}$ (logic “1”, V_{dd} ranges from 0.1 to 0.3 V with a 0.05 V step). Conversely, a positive V_{in} (logic “1”) turns off the WSe₂ FET and turns on the MoS₂ FET. The V_{dd} mainly distributes on WSe₂ FET and thus $V_{out} \approx 0$ V (logic “0”). Compared with the room-temperature performance (Figure S7 in the Supporting Information), the NOT gate needs a relatively larger ΔV_{in} to switch V_{out} between logic “1” and “0” at 550 °C inasmuch as the SS values of both WSe₂ FET and MoS₂ FET increase under elevated temperature and result in a weaker gating effect.

CONCLUSION

We realized a high-temperature MoS₂ FET with h-BN/h-BN encapsulation and graphene electrodes. With the protection of the h-BN/h-BN structure, the devices can survive at much higher temperature (≥ 500 °C) than those of state-of-the-art high-temperature MoS₂ devices. Unlike a relatively low-temperature situation, the on/off ratio and subthreshold swing of MoS₂ FET show drastic variation at high temperatures. At high temperatures, carrier mobility still fits the expression $\mu \sim T^{-\gamma}$, suggesting that carrier transportation is limited by phonon scattering. Compared with conventional metal-electrode, devices with a graphene electrode demonstrate superior performance at elevated temperatures (~ 1 order larger on/off ratio, 3–7 times smaller SS, and 5–9 times smaller threshold voltage shift). We further fabricated a flexible CMOS NOT gate based on MoS₂ FET and WSe₂ FET, and realized logic computing at 550 °C. This work may stimulate the fundamental research of properties of 2D materials at high temperature, and create conditions for next-generation flexible high-performance high-temperature-resistant integrated circuits which can be applied to aerospace, deep drilling, robot working in high-temperature environment, etc.

METHODS

Device Fabrication. We prepared a clean silicon/silicon dioxide (300 nm) substrate and mica substrate by immersing them in acetone, alcohol, and deionized water successively for 2 min of ultrasonic cleaning. We first fabricated 5 nm Ti/30 nm Pt electrodes for graphene contact using photolithography, metal deposition, and the lift-off process. Then, bottom h-BN (30–50 nm), multilayer MoS₂ (5–10 nm), two graphene contacts (5–10 nm), and top h-BN (15–30 nm) were mechanically exfoliated using cellophane tape and transferred onto substrate by PDMS stamp. The h-BN bulk crystals were purchased from SixCarbon Technology Shenzhen. The transfer process was carried out by using an accurate transfer platform (Metatest, E1-T). Finally, a 5 nm Ti/30 nm Pt electrode was fabricated as the top gate. The width of the top gate was 40 μ m. The annealing process for as-fabricated devices was carried out in an argon atmosphere at 200 °C for 2 h.

Device Characterizations. The thicknesses of the 2D materials were characterized by atomic force microscopy (AFM) (Bruker, Dimension Icon) using the ScanAsyst-air mode. The Raman spectra were derived by Raman spectrometer (HORIBA Jobin Yvon, LabRAM HR Evolution) with 532 nm laser (0.325 mW/cm²) and an acquisition time of 120 s. The cross-sectional images of van der Waals heterostructures were characterized by high-resolution transmission electron microscopy (HRTEM) (Model JEOL-2100 TEM, JEOL) with an acceleration voltage of 200 kV. The samples for HRTEM were prepared using a xenon-focused ion beam (Helios G4).

Device Measurements. The electrical characteristics of the MoS₂ FET under different temperatures were measured by a semiconductor parameter analyzer (Agilent, Model B1500A) and a variable-temperature-probe station (Model HCP621G-PM, INSTECH).

ASSOCIATED CONTENT

Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acsnano.3c13220>.

Atomic force microscopy (AFM) image and height-position curve of h-BN; optical images and Raman spectra of MoS₂ flake before and after 500 °C heating for 30 min; optical images of bare, ALD HfO₂ coated, and h-BN encapsulated MoS₂ FET before and after 500 °C heating for 10 min; bubbles occurred on the surface of the metal electrode after 500 °C heating for 10 min; I_{ds} – V_{ds} curves and conductivity (G)– T curves at different gate voltages of graphene-contact device; the process of extracting SBHs of Ti-electrode and Au-electrode

devices; voltage transfer curves of a NOT gate measured under 25 °C; optical images of bare MoS₂ FET before (a) and after (b) 500 °C heating for 10 min in vacuum; Raman spectrum of MoS₂ from 25 to 500 °C; contact resistance of the device at elevated temperatures and gate voltage; transfer curve of a representative device after heating at 500 °C for 10 min; transfer curves of a representative device at 400 and 500 °C; electrical properties of a representative device under bending state (PDF)

AUTHOR INFORMATION

Corresponding Authors

Peng Li – School of Mechanical Science and Engineering, Huazhong University of Science and Technology, Wuhan 430074, China;  orcid.org/0000-0002-8791-7465;
Email: lipeng2023@hust.edu.cn

Zheng You – Department of Precision Instruments, Tsinghua University, Beijing 100084, China; Email: yz-dpi@mail.tsinghua.edu.cn

Authors

Yixuan Zou – Department of Precision Instruments, Tsinghua University, Beijing 100084, China

Caizhen Su – Beijing Information Science & Technology University, Beijing 100192, China

Jiawen Yan – Department of Precision Instruments, Tsinghua University, Beijing 100084, China

Haojie Zhao – Department of Precision Instruments, Tsinghua University, Beijing 100084, China

Zekun Zhang – Department of Precision Instruments, Tsinghua University, Beijing 100084, China;  orcid.org/0000-0001-7614-5589

Complete contact information is available at:

<https://pubs.acs.org/10.1021/acsnano.3c13220>

Author Contributions

P.L. and Z.Y. conceived the experiments. Y.Z. and C.S. fabricated the devices and performed the electrical measurements. J.Y. performed the Raman measurement. H.Z. performed the atomic layer deposition. P.L., Y.Z., C.S., and Z.Z. analyzed the results. P.L. and Y.Z. cowrote the manuscript. All authors discussed the results and commented on the manuscript.

Notes

The authors declare no competing financial interest.

ACKNOWLEDGMENTS

This work was supported by the National Natural Science Foundation of China (No. 52322512).

REFERENCES

- (1) Dreike, P. L.; Fleetwood, D. M.; King, D. B.; Sprauer, D. C.; Zipperian, T. E. An Overview of High-Temperature Electronic Device Technologies and Potential Applications. *IEEE Trans Compon Packag Manuf Technol, Part A* **1994**, *17* (4), 594–609.
- (2) Neudeck, P. G.; Okojie, R. S.; Chen, L.-Y. High-temperature electronics - A role for wide bandgap semiconductors? *Proc. IEEE* **2002**, *90* (6), 1065–1076.
- (3) Gaska, R.; Gaevski, M.; Jain, R.; Deng, J.; Islam, M.; Simin, G.; Shur, M. Novel AlInN/GaN integrated circuits operating up to 500°C. *Solid-State Electron.* **2015**, *113*, 22–27.
- (4) Zetterling, C.-M. Integrated circuits in silicon carbide for high-temperature applications. *MRS Bull.* **2015**, *40* (5), 431–438.
- (5) Alexandru, M.; Banu, V.; Jorda, X.; Montserrat, J.; Vellvehi, M.; Tournier, D.; Millan, J.; Godignon, P. SiC Integrated Circuit Control Electronics for High-Temperature Operation. *IEEE Trans. Ind. Electron.* **2015**, *62* (5), 3182–3191.
- (6) Kargarazi, S.; Elahipanah, H.; Saggini, S.; Senesky, D.; Zetterling, C.-M. 500 °C SiC PWM Integrated Circuit. *IEEE Trans. Power Electron.* **2019**, *34* (3), 1997–2001.
- (7) Neudeck, P. G.; Spry, D. J.; Chen, L.; Prokop, N. F.; Krasowski, M. J. Demonstration of 4H-SiC Digital Integrated Circuits Above 800 °C. *IEEE Electron Device Lett.* **2017**, *38* (8), 1082–1085.
- (8) Elahipanah, H.; Kargarazi, S.; Salemi, A.; Ostling, M.; Zetterling, C.-M. 500 °C High Current 4H-SiC Lateral BJTs for High-Temperature Integrated Circuits. *IEEE Electron Devices Lett.* **2017**, *38* (10), 1429–1432.
- (9) Yin, Z. Y.; Li, H.; Li, H.; Jiang, L.; Shi, Y. M.; Sun, Y. H.; Lu, G.; Zhang, Q.; Chen, X. D.; Zhang, H. Single-Layer MoS₂ Phototransistors. *ACS Nano* **2012**, *6* (1), 74–80.
- (10) Liu, Y.; Wu, H.; Cheng, H.-C.; Yang, S.; Zhu, E.; He, Q.; Ding, M.; Li, D.; Guo, J.; Weiss, N. O.; et al. Toward Barrier Free Contact to Molybdenum Disulfide Using Graphene Electrodes. *Nano Lett.* **2015**, *15* (5), 3030–3034.
- (11) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS₂ transistors. *Nat. Nanotechnol.* **2011**, *6* (3), 147–150.
- (12) Radisavljevic, B.; Kis, A. Mobility engineering and a metal–insulator transition in monolayer MoS₂. *Nat. Mater.* **2013**, *12* (9), 815–820.
- (13) Singh, E.; Singh, P.; Kim, K. S.; Yeom, G. Y.; Nalwa, H. S. Flexible Molybdenum Disulfide (MoS₂) Atomic Layers for Wearable Electronics and Optoelectronics. *ACS Appl. Mater. Interfaces* **2019**, *11* (12), 11061–11105.
- (14) Lee, G. H.; Yu, Y. J.; Cui, X.; Petrone, N.; Lee, C. H.; Choi, M. S.; Lee, D. Y.; Lee, C.; Yoo, W. J.; Watanabe, K.; et al. Flexible and Transparent MoS₂ Field-Effect Transistors on Hexagonal Boron Nitride-Graphene Heterostructures. *ACS Nano* **2013**, *7* (9), 7931–7936.
- (15) Wang, H.; Yu, L.; Lee, Y.-H.; Shi, Y.; Hsu, A.; Chin, M. L.; Li, L.-J.; Dubey, M.; Kong, J.; Palacios, T. Integrated Circuits Based on Bilayer MoS₂ Transistors. *Nano Lett.* **2012**, *12* (9), 4674–4680.
- (16) Tang, J.; Wang, Q.; Tian, J.; Li, X.; Li, N.; Peng, Y.; Li, X.; Zhao, Y.; He, C.; Wu, S.; et al. Low power flexible monolayer MoS₂ integrated circuits. *Nat. Commun.* **2023**, *14* (1), 3633.
- (17) Li, N.; Wang, Q.; Shen, C.; Wei, Z.; Yu, H.; Zhao, J.; Lu, X.; Wang, G.; He, C.; Xie, L.; et al. Large-scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors. *Nat. Electron.* **2020**, *3* (11), 711–717.
- (18) Qi, L.; Wang, Y.; Shen, L.; Wu, Y. Chemisorption-induced *n*-doping of MoS₂ by oxygen. *Appl. Phys. Lett.* **2016**, *108* (6), 063103.
- (19) Tongay, S.; Suh, J.; Ataca, C.; Fan, W.; Luce, A.; Kang, J. S.; Liu, J.; Ko, C.; Raghunathanan, R.; Zhou, J.; et al. Defects activated photoluminescence in two-dimensional semiconductors: interplay between bound, charged and free excitons. *Sci. Rep.* **2013**, *3* (1), 2657.
- (20) Spychalski, W. L.; Pisarek, M.; Szoszkiewicz, R. Microscale Insight into Oxidation of Single MoS₂ Crystals in Air. *J. Phys. Chem. C* **2017**, *121* (46), 26027–26033.
- (21) Park, S.; Garcia-Esparza, A. T.; Abroshan, H.; Abraham, B.; Vinson, J.; Gallo, A.; Nordlund, D.; Park, J.; Kim, T. R.; Vallez, L.; et al. Operando Study of Thermal Oxidation of Monolayer MoS₂. *Adv. Sci.* **2021**, *8* (9), 2002768.
- (22) Jia, F.; Liu, C.; Yang, B.; Song, S. Microscale control of edge defect and oxidation on molybdenum disulfide through thermal treatment in air and nitrogen atmospheres. *Appl. Surf. Sci.* **2018**, *462*, 471–479.
- (23) Hu, Z.; Wu, Z.; Han, C.; He, J.; Ni, Z.; Chen, W. Two-dimensional transition metal dichalcogenides: interface and defect engineering. *Chem. Soc. Rev.* **2018**, *47* (9), 3100–3128.

- (24) Jahangir, I.; Koley, G.; Chandrashekhar, M. V. S. Back gated FETs fabricated by large-area, transfer-free growth of a few layer MoS₂ with high electron mobility. *Appl. Phys. Lett.* **2017**, *110* (18), 182108.
- (25) Mallik, S. K.; Padhan, R.; Sahu, M. C.; Roy, S.; Pradhan, G. K.; Sahoo, P. K.; Dash, S. P.; Sahoo, S. Thermally Driven Multilevel Non-Volatile Memory with Monolayer MoS₂ for Brain-Inspired Artificial Learning. *ACS Appl. Mater. Interfaces* **2023**, *15* (30), 36527–36538.
- (26) Jiang, J.; Zheng, Z.; Guo, J. Tuning the hysteresis voltage in 2D multilayer MoS₂ FETs. *Physica B: Condensed Matter* **2016**, *498*, 76–81.
- (27) Jiang, C.; Rumyantsev, S. L.; Samnakay, R.; Shur, M. S.; Balandin, A. A. High-temperature performance of MoS₂ thin-film transistors: Direct current and pulse current-voltage characteristics. *J. Appl. Phys.* **2015**, *117* (6), 064301.
- (28) Lee, Y.; Park, H.; Kwon, J.; Inturu, O.; Kim, S. High-temperature electrical behavior of a 2D multilayered MoS₂ transistor. *Journal of the Korean Physical Society* **2014**, *64* (7), 945–948.
- (29) Wang, B.; Wang, X.; Wang, E.; Li, C.; Peng, R.; Wu, Y.; Xin, Z.; Sun, Y.; Guo, J.; Fan, S.; et al. Monolayer MoS₂ Synaptic Transistors for High-Temperature Neuromorphic Applications. *Nano Lett.* **2021**, *21* (24), 10400–10408.
- (30) Tsai, D. S.; Liu, K. K.; Lien, D. H.; Tsai, M. L.; Kang, C. F.; Lin, C. A.; Li, L. J.; He, J. H. Few-Layer MoS₂ with High Broadband Photogain and Fast Optical Switching for Use in Harsh Environments. *ACS Nano* **2013**, *7* (5), 3905–3911.
- (31) Shah, P. B.; Amani, M.; Chin, M. L.; O'Regan, T. P.; Crowne, F. J.; Dubey, M. Analysis of temperature dependent hysteresis in MoS₂ field effect transistors for high frequency applications. *Solid-State Electron.* **2014**, *91*, 87–90.
- (32) Bao, Y.; Han, J.; Li, H.; Huang, K. Flexible, heat-resistant photodetector based on MoS₂ nanosheets thin film on transparent muscovite mica substrate. *Nanotechnology* **2021**, *32* (2), No. 025206.
- (33) Jeong, S.; Liu, N.; Park, H.; Hong, Y.; Kim, S. Temperature-Dependent Electrical Properties of Al₂O₃-Passivated Multilayer MoS₂ Thin-Film Transistors. *Applied Sciences* **2018**, *8* (3), 424.
- (34) Liu, Z.; Gong, Y.; Zhou, W.; Ma, L.; Yu, J.; Idrobo, J. C.; Jung, J.; MacDonald, A. H.; Vajtai, R.; Lou, J.; et al. Ultrathin high-temperature oxidation-resistant coatings of hexagonal boron nitride. *Nat. Commun.* **2013**, *4* (1), 2541.
- (35) Cai, Q. R.; Scullion, D.; Gan, W.; Falin, A.; Zhang, S. Y.; Watanabe, K.; Taniguchi, T.; Chen, Y.; Santos, E. J. G.; Li, L. H. High thermal conductivity of high-quality monolayer boron nitride and its thermal expansion. *Sci. Adv.* **2019**, *5* (6), 8.
- (36) Kim, S. M.; Hsu, A.; Park, M. H.; Chae, S. H.; Yun, S. J.; Lee, J. S.; Cho, D.-H.; Fang, W.; Lee, C.; Palacios, T.; et al. Synthesis of large-area multilayer hexagonal boron nitride for high material performance. *Nat. Commun.* **2015**, *6* (1), 8662.
- (37) Zou, Y.; Zhang, Z.; Yan, J.; Lin, L.; Huang, G.; Tan, Y.; You, Z.; Li, P. High-temperature flexible WSe₂ photodetectors with ultrahigh photoresponsivity. *Nat. Commun.* **2022**, *13* (1), 4372.
- (38) Li, H.; Zhang, Q.; Yap, C. C. R.; Tay, B. K.; Edwin, T. H. T.; Olivier, A.; Baillargeat, D. From Bulk to Monolayer MoS₂: Evolution of Raman Scattering. *Adv. Funct. Mater.* **2012**, *22* (7), 1385–1390.
- (39) Lee, C.; Yan, H.; Brus, L. E.; Heinz, T. F.; Hone, J.; Ryu, S. Anomalous Lattice Vibrations of Single- and Few-Layer MoS₂. *ACS Nano* **2010**, *4* (5), 2695–2700.
- (40) Paton, K. R.; Varrla, E.; Backes, C.; Smith, R. J.; Khan, U.; O'Neill, A.; Boland, C.; Lotya, M.; Istrate, O. M.; King, P.; et al. Scalable production of large quantities of defect-free few-layer graphene by shear exfoliation in liquids. *Nat. Mater.* **2014**, *13* (6), 624–630.
- (41) Ferrari, A. C.; Basko, D. M. Raman spectroscopy as a versatile tool for studying the properties of graphene. *Nat. Nanotechnol.* **2013**, *8* (4), 235–246.
- (42) Yamamoto, M.; Einstein, T. L.; Fuhrer, M. S.; Cullen, W. G. Anisotropic Etching of Atomically Thin MoS₂. *J. Phys. Chem. C* **2013**, *117* (48), 25643–25649.
- (43) Liu, H.; Xu, K.; Zhang, X.; Ye, P. D. The integration of high-k dielectric on two-dimensional crystals by atomic layer deposition. *Appl. Phys. Lett.* **2012**, *100* (15), 152115.
- (44) Li, N.; Wei, Z.; Zhao, J.; Wang, Q.; Shen, C.; Wang, S.; Tang, J.; Yang, R.; Shi, D.; Zhang, G. Atomic Layer Deposition of Al₂O₃ Directly on 2D Materials for High-Performance Electronics. *Adv. Mater. Interfaces* **2019**, *6* (10), 1802055.
- (45) Yu, Z.; Pan, Y.; Shen, Y.; Wang, Z.; Ong, Z.-Y.; Xu, T.; Xin, R.; Pan, L.; Wang, B.; Sun, L.; et al. Towards intrinsic charge transport in monolayer molybdenum disulfide by defect and interface engineering. *Nat. Commun.* **2014**, *5* (1), 5290.
- (46) Baugher, B. W. H.; Churchill, H. O. H.; Yang, Y.; Jarillo-Herrero, P. Intrinsic Electronic Transport Properties of High-Quality Monolayer and Bilayer MoS₂. *Nano Lett.* **2013**, *13* (9), 4212–4216.
- (47) Allain, A.; Kang, J.; Banerjee, K.; Kis, A. Electrical contacts to two-dimensional semiconductors. *Nat. Mater.* **2015**, *14* (12), 1195–1205.
- (48) Wang, Y.; Sun, H.; Sheng, Z.; Dong, J.; Hu, W.; Tang, D.; Zhang, Z. van der Waals contacted WSe₂ ambipolar transistor for in-sensor computing. *Nano Res.* **2023**, *16* (11), 12713–12719.
- (49) Liu, Y.; Guo, J.; Zhu, E.; Liao, L.; Lee, S.-J.; Ding, M.; Shakir, I.; Gambin, V.; Huang, Y.; Duan, X. Approaching the Schottky-Mott limit in van der Waals metal-semiconductor junctions. *Nature* **2018**, *557* (7707), 696–700.
- (50) Liu, X.; Wu, J.; Yu, W.; Chen, L.; Huang, Z.; Jiang, H.; He, J.; Liu, Q.; Lu, Y.; Zhu, D.; et al. Monolayer W_xMo_{1-x}S₂ Grown by Atmospheric Pressure Chemical Vapor Deposition: Bandgap Engineering and Field Effect Transistors. *Adv. Funct. Mater.* **2017**, *27* (13), 1606469.
- (51) Kaushik, N.; Nipane, A.; Basheer, F.; Dubey, S.; Grover, S.; Deshmukh, M. M.; Lodha, S. Schottky barrier heights for Au and Pd contacts to MoS₂. *Appl. Phys. Lett.* **2014**, *105* (11), 113505.
- (52) Kim, S. Y.; Park, S.; Choi, W. Variability of electrical contact properties in multilayer MoS₂ thin-film transistors. *Appl. Phys. A: Mater. Sci. Process.* **2014**, *117* (2), 761–766.
- (53) McDonnell, S.; Smyth, C.; Hinkle, C. L.; Wallace, R. M. MoS₂-Titanium Contact Interface Reactions. *ACS Appl. Mater. Interfaces* **2016**, *8* (12), 8289–8294.