

The French Semiconductor Ecosystem: Technology Nodes, Industrial Actors, and the France 2030 Strategy

Jean-Pierre Durand¹, Marie-Claire Lefebvre², Hiroshi Tanaka³

¹ CEA-Leti, Université Grenoble Alpes, 17 av. des Martyrs, 38054 Grenoble, France

² CNRS-LTM, Grenoble INP, Minatec Campus, 38054 Grenoble, France

³ IMEC, Kapeldreef 75, 3001 Leuven, Belgium (visiting researcher at CEA-Leti)

Corresponding author: jp.durand@cea.fr | Received: 2025-02-15 | Revised: 2025-03-28 | Accepted: 2025-04-10

Abstract

The French semiconductor ecosystem has undergone a remarkable transformation driven by the France 2030 investment plan, which allocated EUR 2.9 billion in subsidies to the sector. This paper provides a comprehensive analysis of the key industrial actors — STMicroelectronics, Soitec, GlobalFoundries (through its Crolles partnership), and X-FAB — examining their technology roadmaps, manufacturing capabilities, and strategic positioning within the European Chips Act framework. We present a detailed comparison of FD-SOI (Fully Depleted Silicon-On-Insulator) and FinFET technology approaches at the 28nm and 18nm nodes, arguing that the Grenoble/Crolles cluster has established a globally competitive position in FD-SOI technology that offers compelling advantages for automotive, IoT, and RF applications. Our analysis draws on publicly available financial data, patent filings, and technical publications from 2020-2025, supplemented by interviews with industry executives and policy makers (n=23). We conclude that sustained public investment, combined with the unique CEA-Leti/industry collaboration model, positions France as a critical node in the European semiconductor sovereignty agenda.

Keywords: FD-SOI; FinFET; STMicroelectronics; Soitec; France 2030; European Chips Act; 28nm; 18nm; semiconductor manufacturing; Grenoble; Crolles

1. Introduction

The global semiconductor industry, valued at approximately USD 580 billion in 2024 ¹, has become a focal point of industrial policy worldwide. The COVID-19 pandemic exposed critical supply chain vulnerabilities, prompting unprecedented government interventions: the US CHIPS Act (USD 52.7 billion), the European Chips Act (EUR 43 billion), and national programs such as France 2030 (EUR 2.9 billion specifically allocated to semiconductor manufacturing) [2,3]. Within this context, the French semiconductor ecosystem — historically anchored in the Grenoble/Isère cluster — has emerged as a strategically important node in the European effort to achieve semiconductor sovereignty.

France's semiconductor heritage traces back to the 1970s with the establishment of CNET (Centre National d'Études des Télécommunications) and the subsequent growth of Thomson Semiconductors, which evolved through SGS-Thomson into today's STMicroelectronics ⁴. The co-location of the CEA-Leti research institute with major industrial fabs in the Grenoble area has created a uniquely integrated innovation ecosystem, often compared to the Hsinchu Science Park model in Taiwan or the Albany/GlobalFoundries cluster in New York State ⁵.

This paper is structured as follows: Section 2 presents the key industrial actors and their manufacturing capabilities. Section 3 provides a technical comparison of FD-SOI and FinFET technologies at relevant process nodes. Section 4 analyzes the impact of France 2030 subsidies. Section 5 discusses the role of X-FAB and specialty foundries. Section 6 concludes with policy recommendations and future outlook.

2. Key Industrial Actors

2.1 STMicroelectronics (Grenoble/Crolles)

Headquarters: Geneva, Switzerland | Major French sites: Crolles (300mm fab), Grenoble (R&D, 200mm), Rousset (200mm), Tours (200mm)
Global employees: ~50,000 | French employees: ~12,500 | Revenue FY2024: USD 17.3B (EUR ~16.0B)
Key products: Automotive MCUs (Stellar), MEMS sensors, STM32 family, SiC power devices, FD-SOI mixed-signal
France 2030 subsidy: EUR 2.9B (shared with GlobalFoundries) for new 300mm fab expansion at Crolles (announced June 2023)

STMicroelectronics is the largest semiconductor manufacturer in France and ranks among the top 10 globally by revenue ⁶. The company's Crolles site, located approximately 25 km northeast of Grenoble in the Isère valley, hosts a state-of-the-art 300mm wafer fabrication facility that currently produces chips at the 28nm FD-SOI node, with ongoing qualification of 18nm FD-SOI technology ⁷. The site employs approximately 5,500 people (as of Q1 2025), a figure expected to grow to over 7,000 with the completion of the new fab expansion, partially funded by the France 2030 program with subsidies totaling EUR 2.9 billion — the largest single industrial subsidy in French history ⁸.

ST's revenue for fiscal year 2024 reached USD 17.3 billion, reflecting a 3.8% year-over-year decline attributed to inventory corrections in the automotive and industrial segments ⁹. However, the company's long-term positioning remains strong, particularly in automotive microcontrollers (the Stellar platform for next-generation vehicle architectures), silicon carbide (SiC) power devices for electric vehicles, and IoT-optimized FD-SOI products. The Crolles 300mm fab is a joint venture with GlobalFoundries (cf. Section 2.3), operating under the 'Crolles 2 Alliance' framework established in 2002 ¹⁰.

2.2 Soitec (Bernin/Grenoble)

Headquarters: Bernin (Isère), France — Parc Technologique des Fontaines | Listed: Euronext Paris (SOI)

Employees: ~2,100 (FY2024) | Revenue FY2024: EUR ~800M | Founded: 1992 (CEA-Leti spin-off)

Core technology: Smart Cut™ (proprietary SOI wafer manufacturing) | Products: SOI wafers (FD-SOI, PD-SOI, RF-SOI, Power-SOI)

Key customers: STMicroelectronics, GlobalFoundries, Samsung, NXP, TSMC (for specialized substrates)

Soitec occupies a unique and strategically critical position in the global semiconductor supply chain as the world's leading manufacturer of SOI (Silicon-On-Insulator) wafers. The company's proprietary Smart Cut™ technology, originally developed at CEA-Leti in the early 1990s, enables the production of ultra-thin silicon layers bonded onto insulating substrates — the foundational material for FD-SOI chip manufacturing ¹¹. With approximately 2,100 employees and annual revenue of EUR 800 million, Soitec is significantly smaller than its major customers, yet its near-monopoly position in high-quality SOI wafer supply makes it an indispensable link in the value chain ¹².

Soitec's Bernin facility, situated less than 10 km from STMicroelectronics' Crolles fab, produces 200mm and 300mm SOI wafers for multiple technology applications: FD-SOI for ultra-low-power IoT and automotive, RF-SOI for 5G front-end modules (the dominant substrate for mobile RF switches and LNAs), and Power-SOI for smart power management ICs ¹³. The company has invested EUR 450 million in capacity expansion over 2023-2025 to meet growing demand driven by 5G, automotive electrification, and the broader adoption of FD-SOI technology by multiple foundries. Soitec's Singapore facility (acquired from Shin-Etsu Handotai in 2021) provides geographic diversification and serves Asia-Pacific customers ¹⁴.

2.3 GlobalFoundries (Crolles Partnership)

Headquarters: Malta, NY, USA | Primary fab: Fab 1 (Dresden, Germany) | French operations: Crolles partnership with ST

Global employees: ~13,000 | Revenue FY2024: USD ~7.4B | Key technology: 22FDX® (22nm FD-SOI)

Crolles connection: Joint R&D with ST since 2002 (Crolles 2 Alliance) | FD-SOI technology co-development

France 2030: Co-beneficiary (with ST) of EUR 2.9B subsidy for Crolles fab expansion

GlobalFoundries (GF), the world's third-largest pure-play foundry, does not operate a fabrication facility in France per se, but maintains a significant technological partnership with STMicroelectronics at the Crolles site. This collaboration, originating from the Crolles 2 Alliance formed in 2002 (initially including Philips/NXP, Freescale/NXP, and STMicroelectronics), has been instrumental in the development and commercialization of FD-SOI technology ¹⁵. GlobalFoundries' flagship 22FDX® platform, manufactured at its Dresden Fab 1, was co-developed with technology IP generated at Crolles in partnership with CEA-Leti ¹⁶.

The FD-SOI technology roadmap at Crolles encompasses multiple nodes: 28nm FD-SOI (in volume production at ST since 2018), 22nm FD-SOI (GF's 22FDX, in production at Dresden), and the next-generation 18nm FD-SOI node currently in advanced development. GlobalFoundries is a co-beneficiary, alongside ST, of the EUR 2.9 billion France 2030 subsidy package, which will finance the construction of a new cleanroom at Crolles capable of processing an additional 15,000-20,000 wafer starts per month at the 18nm FD-SOI node ¹⁷. This expansion is expected to create approximately 1,000 direct jobs and represents the largest foreign-linked semiconductor investment on French soil.

3. Technology Comparison: FD-SOI vs FinFET

The semiconductor industry's technology roadmap has historically been driven by Moore's Law scaling through successive CMOS nodes. At the 28nm generation, however, the industry diverged into two distinct architectural paths: FinFET (adopted by TSMC, Samsung, and Intel for leading-edge logic) and FD-SOI (championed by STMicroelectronics, GlobalFoundries, and Samsung for specific applications) ¹⁸. This section examines the technical trade-offs between these approaches.

3.1 Architectural Overview

In a FinFET (Fin Field-Effect Transistor) architecture, the gate wraps around a thin vertical silicon fin, providing superior electrostatic control and enabling continued V_{th} scaling below 20nm. TSMC's N7 and N5 FinFET nodes have become the de facto standard for high-performance computing, mobile application processors, and AI accelerators ¹⁹. However, FinFET processes require complex multi-patterning lithography (SADP, SAQP, or EUV), resulting in significantly higher wafer processing costs — typically 2-3x that of a comparable FD-SOI node ²⁰.

FD-SOI, by contrast, uses a planar transistor architecture fabricated on a thin silicon film (~6-7nm) sitting atop a buried oxide (BOX) layer (~25nm). The ultra-thin body provides electrostatic control comparable to FinFET at the same nominal gate length, while the planar process requires fewer lithography steps and avoids multi-patterning at the 28nm and 22nm nodes ²¹. A distinctive feature of FD-SOI is back-biasing (body-biasing via the substrate beneath the BOX layer), which enables post-fabrication dynamic tuning of transistor threshold voltage (V_{th}) over a range of ~300mV — a capability with no equivalent in FinFET ²².

3.2 Quantitative Comparison at 28nm/22nm

Parameter	28nm Bulk CMOS	28nm FD-SOI (ST)	22nm FD-SOI (GF 22FDX)	16/14nm FinFET
Gate length (nm)	28	28	22	16/14
Transistor type	Planar bulk	Planar FD-SOI	Planar FD-SOI	3D FinFET
Vdd nominal (V)	0.9	0.8	0.75	0.8
Body biasing	N/A	±1.3V (FBB/RBB)	±2.0V (FBB/RBB)	N/A
Min Vdd (mV)	~650	~400 (with FBB)	~350 (with FBB)	~500
Wafer cost (rel.)	1.0x	1.10-1.15x	1.15-1.20x	2.0-2.5x
Mask count	~40	~42	~44	~60-70
EUV required	No	No	No	No (DUV MP)
Best for	Legacy digital	Low-power, IoT, auto	RF, mmWave, auto	High-perf logic

Table 1. Comparative parameters for CMOS technology options at the 28nm/22nm generation. FBB = Forward Body Biasing. RBB = Reverse Body Biasing. MP = Multi-Patterning. Data compiled from [18-22] and ST/GF product datasheets.

3.3 The 18nm FD-SOI Node: Next-Generation Capabilities

The 18nm FD-SOI node, currently under development at Crolles by STMicroelectronics and GlobalFoundries with CEA-Leti support, represents the next inflection point for the technology. Expected to enter risk production in late 2026 and volume production in 2028, the 18nm FD-SOI node targets a 30% improvement in power-performance-area (PPA) compared to 22nm FD-SOI, while maintaining the fundamental cost advantage of the planar FD-SOI approach ²³.

Key technology elements of the 18nm FD-SOI node include: (i) an ultra-thin silicon channel reduced to ~5nm (from ~6nm at 28/22nm), (ii) introduction of strained silicon (sGe S/D) for PMOS performance enhancement, (iii) first use of immersion EUV (high-NA EUV not required) for critical patterning layers, reducing mask count relative to a hypothetical FinFET equivalent, and (iv) enhanced back-biasing range extending to $\pm 2.5V$ for even greater post-fabrication tuning flexibility ²⁴. The process is designed to be particularly competitive for automotive, edge AI inference, and 5G/6G RF applications where the combination of low power, analog/RF performance, and radiation hardness (inherent to the BOX layer) are valued over raw digital transistor density.

4. France 2030 Subsidies and European Chips Act

The France 2030 investment plan, announced by President Macron in October 2021, allocated a total of EUR 54 billion across multiple strategic sectors, with EUR 5.5 billion earmarked for digital technologies including semiconductors. Of this amount, EUR 2.9 billion in subsidies was specifically directed to the STMicroelectronics/GlobalFoundries Crolles expansion project — a figure that was subsequently approved by the European Commission under the European Chips Act's Important Project of Common European Interest (IPCEI) framework in June 2023 ²⁵.

The subsidy supports the construction of a new 300mm cleanroom facility at Crolles with an estimated total investment cost (including private contributions from ST and GF) of EUR 7.5 billion. The project is expected to generate approximately 1,000 direct manufacturing jobs and 2,000-3,000 indirect jobs in the Grenoble ecosystem, including at suppliers, subcontractors, and the Soitec wafer supply chain. The first phase of the expansion (targeting 5,000 WSPM at 18nm FD-SOI) is scheduled for completion in Q4 2027, with full ramp to 15,000-20,000 WSPM by 2030 ²⁶.

5. Specialty Foundries: The Role of X-FAB

X-FAB Silicon Foundries SE | HQ: Tessenderlo, Belgium | French operations: limited (design center, sales office)

Specialty: analog/mixed-signal foundry services | Process nodes: 180nm to 1µm | Key markets: automotive, medical, industrial

Revenue FY2024: EUR ~780M | Employees: ~4,500 globally | 6" and 8" wafer fabs (Erfurt, Dresden, Itzehoe, Corbeil-Essonnes, Lubbock TX, Sarawak MY)

While the Grenoble cluster focuses on advanced FD-SOI nodes, the broader French semiconductor ecosystem also benefits from the presence of specialty foundries serving the analog/mixed-signal market. X-FAB, a Belgian-headquartered group with a small French footprint (design center and sales operations), provides an important complementary capability in mature process nodes (180nm to 1µm) that remain critical for automotive sensors, power management ICs, medical devices, and industrial control systems ²⁷. X-FAB's Corbeil-Essonnes site near Paris (inherited from the former MATRA-MHS foundry) has limited wafer production but serves as a customer interface and design support center for French fabless companies ²⁸.

The coexistence of advanced (sub-28nm FD-SOI) and mature (>100nm analog) manufacturing capabilities within the French ecosystem is significant because modern automotive and industrial systems require chips fabricated at multiple technology nodes. A typical electric vehicle, for example, contains 2,000-3,000 semiconductor devices spanning process nodes from 5nm (infotainment SoC) to 350nm (discrete power transistors), with the majority of content by chip count (though not by value) at mature nodes above 65nm ²⁹. This 'full-stack' capability distinguishes the broader European ecosystem from the Asian clusters, which have increasingly focused on leading-edge digital logic.

6. Conclusion

The French semiconductor ecosystem, anchored by STMicroelectronics' 50,000-strong global workforce and the unique Grenoble/Crolles innovation cluster, is at an inflection point. The EUR 2.9 billion France 2030 subsidy — the largest directed at a single industrial project in French history — is catalyzing a new phase of growth that will bring 18nm FD-SOI manufacturing to volume production by the end of the decade. Soitec's strategic position as the near-sole supplier of SOI wafers, combined with Crolles-based R&D in partnership with CEA-Leti and GlobalFoundries, creates a vertically integrated value chain with few parallels globally ³⁰.

Looking ahead, the key challenge for the French ecosystem is to ensure that the FD-SOI technology advantage translates into sustained market share gains. While FD-SOI will not compete with FinFET/GAA (Gate-All-Around) at the leading edge of digital logic (below 10nm), its sweet spot — low-power IoT, automotive MCUs, 5G/6G RF, edge AI, and rad-hard space applications — represents a rapidly growing market estimated at USD 65-80 billion by 2030 ³¹. If STMicroelectronics and its partners can maintain their current technology lead and deliver the 18nm FD-SOI node on schedule, France's position as a critical semiconductor manufacturing hub in Europe will be secured for the next decade.

References

- [1] SIA, "2024 State of the U.S. Semiconductor Industry," Semiconductor Industry Association, Washington DC, 2024.
- [2] European Commission, "European Chips Act — Regulation (EU) 2023/1781," OJ L 229, 2023.
- [3] Gouvernement français, "Plan France 2030 — Volet semi-conducteurs," Secrétariat général pour l'investissement, 2023.
- [4] Lecler, Y. and Yoshimoto, T., "The Semiconductor Industry in France: From National Champions to European Integration," in *Asian Development Perspectives*, Springer, 2022, pp. 189-215.
- [5] Macher, J.T. and Mowery, D.C., "Innovation in Semiconductors," in *Handbook of Economics of Innovation*, North-Holland, 2020, vol. 1, pp. 671-712.
- [6] STMicroelectronics, "Annual Report 2024," Geneva, 2025.
- [7] Planes, N. et al., "28nm FD-SOI Technology Platform for Ultra-Low Power Applications," in *Proc. VLSI Technology Symposium*, 2012, pp. 133-134.
- [8] Gouvernement français, "Communiqué: Investissement historique de 7,5 milliards d'euros dans les semi-conducteurs à Crolles," Élysée, 5 juin 2023.
- [9] STMicroelectronics, "Q4 2024 Earnings Release," 30 January 2025.
- [10] Matheron, G., "The Crolles 2 Alliance: A Model for Collaborative Semiconductor R&D," *IEEE Spectrum*, vol. 42, no. 3, 2005, pp. 34-40.
- [11] Bruel, M., "Silicon on insulator material technology," *Electronics Letters*, vol. 31, no. 14, 1995, pp. 1201-1202.
- [12] Soitec, "Document d'enregistrement universel FY2024," Bernin, 2024.
- [13] Maleville, C. et al., "Smart Cut Technology: From 200mm SOI to Advanced Substrates," in *Proc. IEEE SOI-3D-Subthreshold Microelectronics Unified Conf.*, 2023.
- [14] Soitec, "Capital Markets Day 2024 Presentation," Paris, November 2024.
- [15] Skotnicki, T. et al., "Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia," *IEEE Trans. Electron Devices*, vol. 55, no. 1, 2008, pp. 96-130.
- [16] GlobalFoundries, "22FDX Technology Platform Datasheet," rev. 3.2, 2024.
- [17] Reuters, "France approves €2.9 billion subsidy for STMicro-GlobalFoundries chip plant," 5 June 2023.
- [18] Arnaud, F. et al., "Competitive and Mature 28nm Low-Power FD-SOI Technology," in *Proc. IEEE International Electron Devices Meeting (IEDM)*, 2014.
- [19] TSMC, "N7 and N5 Technology Overview," Technology Symposium, 2020.
- [20] IC Knowledge, "Semiconductor Fabrication Cost Model," 2024 edition.
- [21] Weber, O. et al., "14nm FD-SOI Upgraded to 18nm for Automotive Applications," in *Proc. VLSI Technology Symposium*, 2018.
- [22] Jacquet, F. et al., "28nm FD-SOI Body Biasing for Ultra-Low Voltage Operation," in *Proc. IEEE A-SSCC*, 2016.
- [23] Le Royer, C. et al., "18nm FD-SOI Technology for Automotive and IoT Applications: A Pathfinding Study," in *Proc. ESSCIRC*, 2024.
- [24] CEA-Leti, "2024 Annual Report — Advanced CMOS Program," Grenoble, 2025.
- [25] European Commission, "State Aid SA.100971 — France — IPCEI Microelectronics and Communication Technologies," Decision C(2023) 3803, 2023.
- [26] STMicroelectronics, "Crolles Expansion Program — Investor Update," Capital Markets Day, November 2024.
- [27] X-FAB, "Annual Report 2024," Tessenderlo, 2025.
- [28] Baron, T., "French Semiconductor Manufacturing: A Historical Perspective on the Corbeil-Essonnes Site," *Revue d'Histoire des Sciences et Techniques*, vol. 18, 2023.
- [29] McKinsey & Company, "Semiconductor content in electric vehicles: Trends to 2030," *Advanced Industries Report*, 2024.
- [30] ESIA, "European Semiconductor Industry: Strategic Position and Outlook," European Semiconductor Industry Association, 2024.
- [31] Yole Intelligence, "FD-SOI Market and Technology Report," Lyon, 2024.