


### **ARM Instructions Worksheet #9**

# **Floating-Point Compares**

And their effect on the NZCV Flags in the CPSR register:





Prerequisite Reading: Chapter 9

Revised: April 21, 2020

#### Objectives: To use the web-based simulator ("CPULator") to better understand ..

- 1. The use of VCMP and VMRS to perform floating-point comparisons.
- 2. The use of VSUB and VMOV to simplify some floating-point comparisons.
- 3. The use of floating-point equality comparisons.

#### To do offline: Answer the questions that follow the listing below. (Numbers at far left are memory addresses.)

```
unified
                            .syntax
                                         start
                            .global
              // *** EXECUTION STARTS HERE ***
                                                              // N flag = 0
                                          R0,0
                            MOVS
00000000
              _start:
                                                              // S0 = +0.4
                                          S0, posPt4
                            VLDR
00000004
                                                              // S1 = +0.5
                                          S1,posPt5
                            VLDR
00000008
                                                              // 0.4 < 0.5 ?
                                          50,51
                            VCMP.F32
999999C
                                          APSR_nzcv,FPSCR
                            VMRS
00000010
                                                              // Assume MI
                                          R0,=1
                            LDR
00000014
                                          L1
                            BMI
00000018
                                                              // Wasn't MI
                                          R0,=0
                            LDR
0000001C
                                                               // S2 = 0.4 - 0.5
                            VSUB.F32
                                          52,50,51
              L1:
00000020
                                          R1,52
                            VMOV
00000024
                                                               // Same as R0?
                                           R1,R1,31
                            LSR
00000028
                                                               // S3 = -0.1
                                           S3, negPt1
                            VLDR
0000002C
                                                               // S2 == S3 ?
                                           52,53
                             VCMP.F32
00000030
                                           APSR_nczv,FPSCR
                             VMRS
                                                                // Assume EQ
00000034
                                           R2,=1
                             LDR
00000038
                                           done
                             BEO
                                                                // Wasn't EQ
0000003C
                                           R2,=0
                             LDR
00000040
                                                                // Infinite loop
                                           done
                             В
              done:
00000044
                                            +0.5
                             .float
              point5:
00000048
                                            +0.4
                             .float
              point4:
0000004C
                                            -0.1
                             .float
              point1:
00000050
                              .end
```

What is in the N flag (CPSR bit 31) after executing the VCMP at address 0000000C<sub>16</sub>?

What is in the N flag (CPSR bit 31) after executing the VMRS at address 00000010<sub>16</sub>?

What is in register R0 *before* executing the VSUB instruction at address 00000020<sub>16</sub>?

What is in register S2 after executing the VSUB instruction at address 00000020<sub>16</sub>?

What is in register R1 after executing the VMOV instruction at address 00000024<sub>16</sub>?

What is in register R1 after executing the LSR instruction at address 00000028<sub>16</sub>?

What is in register S3 after executing the VLDR instruction at address 0000002C<sub>16</sub>?

What is in the Z flag (CPSR bit 29) after executing the VMRS at address 00000034<sub>16</sub>?

What is in register R2 *before* executing the B instruction at address 00000044<sub>16</sub>?

0	C X	Z X	X
N	C X	Z X	V X
R0 (as decimal signed)			
4 1			
S2 (as decimal signed)			
R1 (as hexadecimal)			
R1 (as decimal signed)			
+1			
R2 (as decimal signed)			
	-0.1		
N X	C X	Z	×
R2 (as decimal signed)			
5			

### Getting ready: Now use the simulator to collect the following information and compare to your earlier answers.

Click <u>here</u> to open a browser for the ARM instruction simulator with pre-loaded code.
 Note: You can change the number format in the "Settings" window between hex, unsigned decimal and signed decimal as needed

## Step 1: Press F2 once per ARM instruction as needed to see what the simulator says for the following:

What is in the N flag (CPSR bit 31) after executing the VCMP at address 0000000C<sub>16</sub>?

What is in the N flag (CPSR bit 31) after executing the VMRS at address 00000010<sub>16</sub>?

What is in register R0 *before* executing the VSUB instruction at address 00000020<sub>16</sub>?

What is in register S2 after executing the VSUB instruction at address 00000020<sub>16</sub>?

What is in register R1 after executing the VMOV instruction at address 00000024<sub>16</sub>?

What is in register R1 after executing the LSR instruction at address 00000028<sub>16</sub>?

What is in register S3 after executing the VLDR instruction at address 0000002C<sub>16</sub>?

What is in the Z flag (CPSR bit 29) after executing the VMRS at address 00000034<sub>16</sub>?

What is in register R2 *before* executing the B instruction at address 00000044<sub>16</sub>?

