Group	Question (organisational, tool usage, script usage, VHDL syntax, design structure, synthesis reports, FPGA availability)