

MIPS 1 in VHDL

HDL Lab - SS 2015

Bahri Enis Demirtel, Carlos Minamisava Faria, Lukas Jäger, Patrick Appenheimer



TECHNISCHE
UNIVERSITÄT
DARMSTADT

Fachbereich Elektrotechnik und Infor-
mationstechnik
Fachgebiet Integrated Electronic
Systems Lab

Contents

1. Introduction	1
1.1. Task	1
2. Design	2
2.1. ALU	3
2.2. Datapath	3
2.2.1. Instruction fetch	4
2.2.2. Instruction decode	4
2.2.3. Execution	6
2.2.4. Memory Stage	6
2.2.5. Write-back	6
2.3. Controlpath	6
2.3.1. Decoder for the instruction-fetch- and instruction-decode-stage	7
2.3.2. Decoder for the execution-stage	7
2.3.3. Decoder for the memory stage	8
2.3.4. Decoder for the writeback stage	8
3. Evaluation	9
4. Synthesis	10
5. Conclusion	11
6. Bibliography	12
A. Code	13

1 Introduction

In the HDL Lab is a practical exercise of a hardware description language implementation. This semester the task is the implementation of a MIPS I microcontroller in vhdl. A requirement to this laboratory is the lecture HDL: Verilog and VHDL by Prof. Dr.-Ing. Klaus Hofmann.

MIPS is an acronym for Microprocessor without interlocked pipeline stages. The MIPS instruction set is a reduced instruction set computer (RISC). There are available references for 32 and 64-bit with many revisions.

MIPS was developed in the 80s with the intent to take fully advantage of pipelines. Nowadays this instruction set and structure is often used as an hdl first project. Commercially it is used embedded systems such as Windows CE devices, routers, residential gateways and video consoles such as Nintendo 64, Sony PlayStation, PlayStation 2 and PlayStation Portable.

1.1 Task

The objective is to design, implement, synthesize and test a MIPS-I specified processor core on FPGA. The hardware description language is VHDL and the target technology is a Virtex5 from Xilinx. The synthesized microcontroller must be able to run at 50 MHz with a desirable frequency of 200 MHz. The microcontroller must use a pipeline of a minimum of 2 and maximum of 6 stages. The following sub-components are mandatory: ALU, data-path and control-path.

A counter test program shall run on the synthesized microcontroller, outputting the counter value to eight LEDs on the FPGA board.

2 Design

This chapter describes the design of a MIPS 1 microcontroller. A microcontroller consists mostly of a processor core, memory and programmable inputs/outputs peripherals. This design implementation focus only on the processor core design.

This laboratory requires a microcontroller structure of at least a CPU containing a controlpath, datapath and an ALU. The created design uses this base with a 5-staged pipeline. The CPU interacts with two external memories and has also a clock and a reset input. All of which are considered external to this design. The CPU is divided in two base components: a control and a datapath block, as shown in Figure 2.1.




Figure 2.1.: Datapath pipeline

In the datapath there is the pipeline made of five blocks: instruction fetch (IF), instruction decode (ID), execution (EX), memory stage (Me) and writeback (WB).

The following sections describe the central component ALU and the two base components: datapath and controlpath. The cpu components structure is shown in Figure 2.2:




Figure 2.2.: CPU component structure

2.1 ALU

This section describes the ALU (arithmetic logic unit). The implementation of the ALU has three parallel data buses consisting of two 32bit input operands and a 32bit result output. Furthermore, there is an 6bit input for the opcode. The ALU can perform 7 operations: add, sub, and, or, sll, slt and interconnect one of the two inputs to the result output. Additionally, there is an zero output flag if the operation results in zero.




Figure 2.3.: ALU

2.2 Datapath

This section describes the data-path and its internal elements. The data-path is the component that connects the pipeline components within itself as well as with CPU inputs and outputs and the control-path.

This MIPS implementation works with a 5 stage pipeline in order to achieve a fast clock. The data-path consists of instruction fetch, instruction decode, execution, memory stage and write-back. The data-path controls the information flow from one pipeline stage to the next with registers. These writing process occur on the positive edge of the clock when the pipeline stage input from the control-path, so that the registers forwards information synchronously. The data-path forwards the control-path signals asynchronously, contrary to the pipeline to pipeline signals.




Figure 2.4.: Data-path pipeline

The program counter (PC) is programmed into the data-path. Its function is the store the current program address, which is mostly counted up. It has a multiplexer controlled by the control-path to

choose the input. The two possible inputs are to count up (PC+4) from instruction fetch and the jump or branch from instruction decode. The control-path chooses always the instruction decode input in the case of jump or branch.

The following subsections describe the pipeline components as well as its functions and IOs.

2.2.1 Instruction fetch

This first block of the pipeline is the instruction fetch. The main task of this block is to fetch the next instruction and relay it to the pipeline.

The program counter is a 32-bit input, which is directly outputted as instruction address to fetch an instruction. The instruction fetch inputs the program memory's instruction data, with the 32-bit instruction. This value is directly forwarded to the pipeline. The memory word is one byte long, but each instruction read operation retrieves four bytes or the 32-bit word.

The program counter is also incremented by four, because the used memory is 8-bit long, pointing to the next valid instruction. This incremented value is given back to PC.

2.2.2 Instruction decode

The second block of the pipeline is the instruction decode. Its main tasks are to divide the instruction into its pieces, manage the register file and manage branches.

The main input is the instruction from the instruction fetch stage. This instruction is 32-bit long and can be of three types. These are shown in Table 2.1 [1].

Table 2.1.: MIPS instruction types

Type	format (bits)					
R	opcode (6)	rs (5)	rt (5)	rd (5)	shat (5)	funct (6)
I	opcode (6)	rs (5)	rt (5)	immediate (16)		
J	opcode (6)	address (26)				

The **opcode** indicates the operation or arithmetic family of operations. Opcode equals zero are the R-type operations. The field **funct** provides an specific operation. **rs**, **rt** and **rd** provide sources or destinations register addresses. **shamt** indicates the shift amount for shift operations. **immediate** carries a relative address or constant, which is zero or sign extended to 32-bits. **address** is an absolute address.

The main outputs are register A, register B, shift, regdest, immediate and IP. Other than IP, all outputs depend on the instruction decoding. Register A contains always the value that is contained in the register given by the source register field (instruction's sub-vector 25-21). Register B likewise always contains the value of the register given by the R-type-instruction's field for the target register (instruction's sub-vector 20-16). Immediate always contains the lower half of the instruction with a signed extension.

Regdest has to be chosen by the control path. It can be either the target register field or the R-type's destination register field or 31, which was originally implemented for jump-and-link- or branch-and-link-instructions, but rendered pointless by the more complex branch logic and write-back functionality for register 31. Shift also must be chosen by the control path. It can be set to the R-type-instruction's shift-field, to 16 or to 0.

The execution stage chooses the signals necessary for an operation using two multiplexers so if any output yields a nonsensical value is simply not used.

Register File

The register file is a set of 32 general purpose 32-bit registers. These have the advantage, comparing to the ram memory, that they can always be accessed within one clock cycle. The access to these registers is made with five bits, which allows multiple registers to be referenced per instruction. All loaded memory values are stored in a register for later use.

The registers are numbered from \$0 through \$31. There is also a convention for using these registers, which must be enforced by assembly language and follow Table 2.2 [2]:

Table 2.2.: MIPS registers

Register Number	Conventional Name	Usage
\$0	\$zero	Hard-wired to 0
\$1	\$at	Reserved for pseudo-instructions
\$2 - \$3	\$v0, \$v1	Return values from functions
\$4 - \$7	\$a0 - \$a3	Arguments for functions - not preserved by subprograms
\$8 - \$15	\$t0 - \$t7	Temporary data, not preserved by subprograms
\$16 - \$23	\$s0 - \$s7	Saved registers, preserved by subprograms
\$24 - \$25	\$t8 - \$t9	More temporary registers, nor preserved by subprograms
\$26 - \$27	\$k0 - \$k1	Reserved for kernel. Do not use.
\$28	\$gp	Global Area Pointer (base of global data segment)
\$29	\$gp	Stack pointer
\$30	\$sp	Frame Pointer
\$31	\$ra	Return Address

This implementation of MIPS does not have a FPU. In case of FPUs another 32 32-bit register set is used.

The register file is written on the clock's negative edge with write-back information. The register file requires a 5-bit destination register address and the 32-bit word to be written into the register. Additionally there is the possibility to write to register 31. On every rising clock cycle, an internal write-back flag is checked. If it was set by another process, the value of the internal write-back register is copied to register 31. This bypasses some pipeline stages, but makes control path design a little easier.

Branch Logic

The branch and jump instructions require just one clock between instruction fetch and the jump itself. Due to this constraint, there is the need of a branch logic inside the instruction decode part. The output of this operation is the next instruction address for PC.

On the jump command, PC will receive the jump value. In case of a branch, PC will receive either the branch value or PC+4, depending on the instruction decode decision. This behavior allows for the control-path always to activate the instruction decode input in cases of jumps and branches. If a Jump-and-link- or a branch-and-link-instruction is detected, the branch logic writes the last program counter to the internal write-back register and sets the internal write-back flag to 1 to signal a necessary copy operation to the register bank. It evaluates the flag and treats the internal write-back register as described above.

Forwarding

Often calculated or memory read values are used in the following instructions. Due to the pipeline, the values are not ready in the register file, causing a data hazard. In order to avoid this conflict a data forwarding system is integrated. The data forwarding provide separated inputs for the 5-bit destination register address and the 32-bit word for the ALU, memory stage and write-back. If the destination register address in one of this stages is equal to an address used in the current instruction decode phase, the value of the register bank is replaced by a forwarded value. The forwarding system takes care to always use the most recent value. For example, if both write-back and execution stage contain the same destination address, the execution stage's value is forwarded because the value that has to be written to that destination register was changed by the instruction in the execution stage after it was changed by the instruction in the write-back stage, so the value contained in the execution stage is the most recent.

2.2.3 Execution

This stage of the pipeline takes care of the actual mathematical operations. It provides two main multiplexers, one for each value input of the ALU. The inputs of the first multiplexer are the zero padded shift input, the number four (32-bit) and the register A from instruction decode. The second multiplexer provides register B, the immediate value and IP as inputs.

Both multiplexers are controlled by the control-path.

2.2.4 Memory Stage

The memory stage is the fourth block of the pipeline and has the main task of fetch or save in the memory.

For memory operations the execution stage outputs two 32-bit values: `aluResult_in`, which works as the memory address, and `data_in`, which is data to be written in the memory. On read operations, the `data_to_cpu` input delivers the 32-bit memory value.

This stage has one multiplexer choosing the pipeline stage output from `aluResult_in` or `data_to_cpu`.

2.2.5 Write-back

This write-back stage is the fifth and last stage of the pipeline. Its main task is just to hold the calculated values, as well as the values read from the memory so they can be written the register file.

2.3 Controlpath

The control path is not designed as a finite state machine. Due to its simplicity we chose an approach that is closer to the pipelined structure of the MIPS-Architecture. The control path is built around a 32-bit wide 4-deep shift register. When the memory returns the instruction to the instruction-decode-stage of the datapath, it is also fed into the shift register and propagates in the following clock cycles. To the stages of this shift register we attached a decoder that produces control signals for one stage of our datapath. Each stage of the shift register matches exactly one stage of the datapath, except for the first controller stage which handles instruction fetch and instruction decode. The second stage returns the control signals for the execution stage, the third stage is mapped to the memory stage and the fourth stage controls the datapath's writeback stage. In case of any stalls the propagation of the instructions through the shift register is halted.




Figure 2.5.: Control path

2.3.1 Decoder for the instruction-fetch- and instruction-decode-stage

The decoder attached to the first stage of the shift register distinguishes between the opcodes of the given instruction to determine the control signals. If the opcode is 000000, an R-type-instruction is assumed and the instruction-decode-stage's destination register control signal is set to 0 to use the R-type destination register. The shift multiplexor is set to 0 as well to use the R-type-instructions shift field. For the settings of the pc's multiplexor in the instruction-fetch-stage, the other bits of the instruction are evaluated. If they make the instruction a Jump-Register-instruction, the signal is set to 1 so that the new program counter calculated by the branch logic is used instead of the previous value incremented by 4. In every other case, this multiplexor's control signal is set to zero because all other R-type-instructions do not modify the program counter.

All non-R-type-instructions are treated as I-type-instructions by the decoder. This means, that the control signal for the shift-multiplexor is set to 0 for all instructions except the LUI-Instruction, which needs a shift of 16. Therefore, the signal is set to 1. A more complex decision has to be made for the program counter multiplexor. All instructions that influence the program's control flow (Branch- and Jump-Instructions) produce an output of 1, all other instructions return 0 and the program counter is incremented by 4. The multiplexor for the destination register is always set to 2 to use the I-type-instruction destination field. This is again ignored, when a J-type-instruction reaches the further stages, so no damage is done.

2.3.2 Decoder for the execution-stage

The decoder for the execution stage has to set the signals that select the operands of the operation to be executed and set the kind of operation the ALU has to perform. Since the instruction's opcode is in hardly any way connected to the executed operation, the decoder logic is a little more difficult. It groups all operations of the example code that perform an addition of a register's value to the immediate value of the instruction (ADDIU, LW, SW, SB, LBU) and sets the control signals to 2 for the ALU's a-operand, 1 to forward the immediate field to the ALU and the ALU's operation code itself is set to 20 for addition. For the LUI-instruction, the ALU's a-operand-multiplexor is set to 0 for a shift of 16, the b-operand-multiplexor is set to 1 for the immediate-field and the ALU itself is performing the shift operation. All other immediate-operations get the a-operand-multiplexor set to 2, b set to 1 and the ALU operation code set according to the instruction. The only supported R-type operation, SLT gets a set to 2, b set to 0 and the ALU set for set-less-than-operations. All other R-Type instructions are treated like NOOP-instructions:

A set to 2, b set to 0 and the ALU-operation set to a left-shift. Although the datapath would be able to support more operations, the datapath is limited to the described instructions and has to be expanded for a full MIPS instruction set.

2.3.3 Decoder for the memory stage

The memory stage's decoder is more simple than the execution stage's decoder. It just has to evaluate whether the instruction is a store-instruction, a load-instruction or any other instruction. In case of a load instruction the multiplexor signal for the memory access has to be set to 1 to let the result of the memory access get to the writeback stage. In all other cases, this signal is set to 0 to just forward the signal coming from the execution stage. The read or write masks are set according to the instruction stored in the shift register stage. A SW-instruction for example produces an output of F for the write mask and an LBU-instruction returns a read mask of 1. All other instructions have read and write masks of 0.

2.3.4 Decoder for the writeback stage

The decoder for the writeback stage is the simplest of the whole controller because it controls just one signal that enables the register bank. It distinguishes between the commands that write back to the register bank (currently supported: LUI, ADDIU, LW, LBU, SLTI, SLT, ANDI, ORI) and sets the *enable_regs*-signal to 1 for them, and the other instructions, where the register bank is disabled by setting the signal to zero.

3 Evaluation

The CPU evaluation is done with Modelsim from MentorGraphics. The simulations provide a timed analysis of the code. It provides information about the timing relations and allows for bug identification still in a simulation environment, without the need of a complete synthesis and programming of the FPGA. This is a powerful tool to speed up the development process evaluating the design in an early stage.

Individual test-benches test each separate CPU components on all hierarchical levels up to the complete CPU. All component's simulation passed, including the complete CPU with a simulated perfect memory. Furthermore the simulation with a simulated real memory passed. The tests prove the complete implementation up to real conflict cases of instruction and data access stalls.

For the implementation on the FPGA a hdlab code was prepared with the CPU, memory, UART and pll components as well as LEDs, clock and reset interface with the FPGA already integrated, as shown in Figure 3.1. The CPU passed this simulation with the counter program, outputting the counter value to the LEDs output.




Figure 3.1.: CPU component structure

The evaluation phase was successful, proving exhaustively the correct behavior of each component separately and as a piece of the whole CPU. The functional test of a counter program serve also as a prove of concept.

4 Synthesis

The design was synthesized using the Xilinx ISE suite and the *hdlab* configuration. The target device for synthesis is a Xilinx Virtex-5 FPGA. Since MIPS is a rather compact architecture, the target FPGA provides a lot of programmable resources and a clock frequency of 50 MHz is a mandatory requirement, we opted for the design strategy that promised the highest maximum clock frequency and did not care much about the used space. However a comparison to the results of the balanced synthesis strategy showed no significant differences.

The synthesis result can be operated with a clock frequency up to 73.27 MHz and thus with a minimal clock period of 13.65 ns, so the frequency requirements to the project can be fulfilled. The maximum delay is caused by the instruction decode stage, which is the most complex part of the processor and it is not surprising that it is limiting the maximum frequency of the whole design. The minimum input arrival time of the design is 9.82 ns, the maximum output time required after clock cycle is 3.27 ns and the maximum combinatorial path delay is 1.15 ns.

Although the resource usage was not an optimization goal, the synthesis result is rather compact. It uses 3579 slice registers and 4090 slice look-up-tables, which is 7% of the FPGA's total available slice registers and 9% of the look-up-tables. Combined, 7281 logic slices are used by the design. 388 of these slices are fully used, 3702 of them contain an unused flip-flop and 3191 contain an unused look-up-table. This means that 95% of the used slices are not fully utilized. An area-optimizing synthesis strategy could improve this rather bad utilization percentage values but the design still takes only 16 % of the available logic slices on the FPGA so there is no urgent reason to shrink the size of the result at the cost of making it slower. In fact, our design could surely be used on a more low-end FPGA at about the same speed. On the other hand the free space on the Virtex-5 FPGA could easily be used to build a MIPS-based System-on-chip on top of our project. Of course for full MIPS compatibility the control path and the ALU have to be expanded, but there is plenty of space for it.

13 IO ports of the FPGA are used. That makes eight for the LEDs, two for UART, two more for the clock and one for the reset. Of the available 640 IOBs, the 13 used ones make only 2%.

The synthesis result was tested with the original counter assembler code, waiting 16 clock cycles before the memory cell is incremented by one. The UART-interface was compiled with the frequency parameter configured for 50 MHz to meet the actual board's clock frequency and the *hdlab*-project uses the given memory for FPGAs, not the memory used for simulation. The LEDs flashed as they were supposed to be but 16 clock cycles are too fast for a human eye to detect, so we used an attached oscilloscope to test for the correct blinking sequence. The counter version that should make the LEDs blink perceivably for the human eye however did not work. We suppose that this modified counter contains MIPS-instructions that are somehow not supported by our implementation. Although we searched for new instructions and added code to the controller (the datapath should be able to process any MIPS-instruction and needs no further modification) to process them, the example did not make the LEDs blink. But since the requirement to run the original counter was fulfilled and the time was pressing, no further efforts were made to make this functionality possible.

5 Conclusion

In this laboratory a 32-bit MIPS I CPU with restricted instruction set is successfully designed in vhdl, implemented, synthesized and test a MIPS-I specified processor core on FPGA. The required components of ALU, data-path and control-path are present. The implementation on the FPGA passed a functional test with the counter sample program, running at the desired speed of 50 MHz and blinking the LEDs with the 8-bit counter value.

The CPU design comprises a control-path and a data-path with five pipeline stages. Each component was designed and simulated separately and together up to as a complete CPU. The simulations in Modelsim included test cases for a perfect memory and a real one with instruction and data stalls. The simulation of a functional test with the program counter passed outputting the counter value as an 8-bit LED array.

The synthesis is done with Xilinx ISE for the FPGA Virtex5. With configurations for the fastest clock, the synthesis reports a maximum running frequency of over 70 MHz. The clock configuration for the on board test is set at 50 MHz. The synthesized code passes the functional test with the counter program on the Virtex5. This counter uses the planned instruction set.

This work shows an implementation of a restricted MIPS instruction set. The expansion of this instructions is expected to lead to a full MIPS 32-bit compliant microcontroller.

6 Bibliography

- [1] MIPS Technologies Inc. *MIPS32™ Architecture For Programmers Volume I: Introduction to the MIPS32™ Architecture*. 2001.
- [2] Jason W. Bacon. Computer science 315 lecture notes, 2011.

A Code

```
1  -- revision history:
2  -- 06.07.2015      Alex Schoenberger      created
3  -- 04.08.2015      Patrick Appenheimer    added entity and architecture behave
4  -- 05.08.2015      Patrick Appenheimer    bugfixes
5  -- 05.08.2015      Patrick Appenheimer    subu, and, or added
6  -- 10.08.2015      Patrick Appenheimer    shift, slt added
7
8  library IEEE;
9  use IEEE.std_logic_1164.ALL;
10 use IEEE.numeric_std.ALL;
11
12 library WORK;
13 use WORK.all;
14
15 -- -- ALU FUNCTION CODES: -- --
16 -- ADD ==> 10_0000
17 -- SUB ==> 10_0010
18 -- AND ==> 10_0100
19 -- OR ==> 10_0101
20 -- result <= reg_a ==> 00_0001
21 -- result <= reg_b ==> 00_0010
22 -- shift ==> 00_0100
23 -- slt ==> 00_1000
24
25 entity alu is
26
27     port(
28         in_a          : in  std_logic_vector(31 downto 0);
29         in_b          : in  std_logic_vector(31 downto 0);
30         function_code  : in  std_logic_vector(5 downto 0);
31         result        : out std_logic_vector(31 downto 0);
32         zero          : out std_logic_vector(0 downto 0)
33     );
34
35 end entity alu;
36
37 architecture behave of alu is
38 begin
39     process(in_a, in_b, function_code)
40     -- declaration of variables
41     variable a_uns : std_logic_vector(31 downto 0);
42     variable b_uns : std_logic_vector(31 downto 0);
43     variable r_uns : std_logic_vector(31 downto 0);
44     variable z_uns : std_logic_vector(0 downto 0);
45     begin
46         -- initialize values
47         a_uns := in_a;
48         b_uns := in_b;
49         r_uns := (others => '0');
50         z_uns := b"0";
51         -- select operation
52         case function_code is
53             -- add
54             when b"10_0000" =>
55                 r_uns := std_logic_vector(unsigned(a_uns) + unsigned(b_uns));
56             -- sub
57             when b"10_0010" =>
58                 r_uns := std_logic_vector(unsigned(a_uns) - unsigned(b_uns));
59             -- and
60             when b"10_0100" =>
61                 r_uns := in_a and in_b;--std_logic_vector(unsigned(a_uns) AND unsigned(b_uns));
62             -- or
63             when b"10_0101" =>
64                 r_uns := std_logic_vector(unsigned(a_uns) OR unsigned(b_uns));
65             -- out <= a
66             when b"00_0001" =>
67                 r_uns := a_uns;
68             -- out <= b
69             when b"00_0010" =>
70                 r_uns := b_uns;
71             -- shift
72             when b"00_0100" =>
73                 r_uns := std_logic_vector(SHIFT_LEFT(unsigned(b_uns), to_integer(unsigned(a_uns))));
74             -- slt
75             when b"00_1000" =>
```

```

77     if (to_integer(signed(a_uns)) < to_integer(signed(b_uns))) then
78         r_uns := x"0000_0001";
79     end if;
80     — others
81     when others => r_uns := (others => 'X');
82 end case;
83 if r_uns = x"0000_0000" then
84     z_uns := b"1";
85 else
86     z_uns := b"0";
87 end if;
88 — assign variables to output signals
89 result <= r_uns;
90 zero <= std_logic_vector(unsigned(z_uns));
91 end process;
92 end architecture behave;

```

../src/vhdl/alu.vhd

```

1  — Revision history:
2  — 2015-08-12      Lukas Jaeger      created
3
4  library IEEE;
5  use IEEE.std_logic_1164.all;
6  use IEEE.numeric_std.all;
7
8  library WORK;
9  use WORK.all;
10
11 entity control_pipeline is
12     port(
13         clk           : in  std_logic;
14         rst           : in  std_logic;
15         rd_mask       : out std_logic_vector(3 downto 0);
16         wr_mask       : out std_logic_vector(3 downto 0);
17         instr_stall    : in  std_logic;
18         data_stall     : in  std_logic;
19         instr_in       : in  std_logic_vector(31 downto 0);
20         alu_op         : out std_logic_vector(5 downto 0);
21         exc_mux1       : out std_logic_vector(1 downto 0);
22         exc_mux2       : out std_logic_vector(1 downto 0);
23         exc_alu_zero   : in  std_logic_vector(0 downto 0);
24         memstg_mux     : out std_logic;
25         id_regdest_mux : out std_logic_vector (1 downto 0);
26         id_regshift_mux : out std_logic_vector (1 downto 0);
27         id_enable_regs : out std_logic;
28         in_mux_pc      : out std_logic;
29         stage_control  : out std_logic_vector (4 downto 0)
30     );
31 end entity control_pipeline;
32
33 architecture behavioural of control_pipeline is
34     signal instr_1, instr_2, instr_3, instr_4: std_logic_vector (31 downto 0);
35
36     begin
37
38         pipeline: process(clk, rst) is
39         begin
40             if (rst = '1') then
41                 instr_1 <= x"00000000";
42                 instr_2 <= x"00000000";
43                 instr_3 <= x"00000000";
44                 instr_4 <= x"00000000";
45                 stage_control <= "11111";
46             elsif (rising_edge(clk)) then
47                 instr_1 <= instr_in;
48                 instr_2 <= instr_1;
49                 instr_3 <= instr_2;
50                 instr_4 <= instr_3;
51             end if;
52         end process;
53
54         id: process (instr_1) is
55         begin
56             if (instr_1(31 downto 26) = "000000") then — R-type instructions
57                 id_regdest_mux <= "00";
58                 id_regshift_mux <= "00";
59                 if (instr_1(20 downto 0) = "00000000000000001000") then — JR-instruction
60                     in_mux_pc <= '1';
61                 else
62                     in_mux_pc <= '0';
63                 end if;
64             else
65                 — I-Type- and J-Type instructions. They can go together, because nobody cares about
66                 — the alu-result of a J-Type, so it does not matter, which value is yielded to ex
67                 id_regdest_mux <= "10";

```



```

67         if (instr_1(31 downto 26) = "001111") then — LUI needs a shift
68             id_regshift_mux <= "01";
69             in_mux_pc <= '0';
70         elsif ((instr_1(31 downto 26) = "000010") — J
71             or (instr_1(31 downto 26) = "000011") — JAL
72             or (instr_1(31 downto 26) = "011101") — JALX
73             or (instr_1(31 downto 26) = "000100") — BEQ
74             or (instr_1(31 downto 26) = "000001") — BGEZ
75             or (instr_1(31 downto 26) = "000111") — BGTZ
76             or (instr_1(31 downto 26) = "000110") — BLEZ
77             or (instr_1(31 downto 26) = "000101") — BEQZ
78             ) then
79             id_regshift_mux <= "00";
80             in_mux_pc <= '1';
81         else
82             id_regshift_mux <= "00";
83             in_mux_pc <= '0';
84         end if;
85     end if;
86
87 end process;
88
89 ex: process (instr_2) is
90 begin
91     if (instr_2(31 downto 26) = "001111") then —LUI
92         exc_mux1 <= "00";
93         exc_mux2 <= "01";
94         alu_op <= "000100";
95     elsif ((instr_2(31 downto 26) = "001001") —ADDIU
96         or (instr_2(31 downto 26) = "100011") —LW
97         or (instr_2(31 downto 26) = "101011") —SW
98         or (instr_2(31 downto 26) = "101000") —SB
99         or (instr_2(31 downto 26) = "100100") —LBU
100        )then
101         exc_mux1 <= "10";
102         exc_mux2 <= "01";
103         alu_op <= "100000";
104     elsif (instr_2(31 downto 26) = "001010") then —SLTI
105         exc_mux1 <= "10";
106         exc_mux2 <= "01";
107         alu_op <= "001000";
108     elsif (instr_2(31 downto 26) = "001100") then —ANDI
109         exc_mux1 <= "10";
110         exc_mux2 <= "01";
111         alu_op <= "100100";
112     else —if (instr_2(31 downto 26) = "000000") then — NOP and other R-types and Ops, where the result does not matter
113         exc_mux1 <= "10";
114         exc_mux2 <= "00";
115         alu_op <= "000100";
116     end if;
117 end process;
118
119 mem: process (instr_3) is
120 begin
121     if (instr_3(31 downto 26) = "100011") then —LW
122         memstg_mux <= '1';
123         rd_mask <= "1111";
124         wr_mask <= "0000";
125     elsif (instr_3(31 downto 26) = "100100") then —LBU
126         memstg_mux <= '1';
127         rd_mask <= "0001";
128         wr_mask <= "0000";
129     elsif (instr_3(31 downto 26) = "101011") then —SW
130         memstg_mux <= '0';
131         rd_mask <= "0000";
132         wr_mask <= "1111";
133     elsif (instr_3(31 downto 26) = "101000") then —SB
134         memstg_mux <= '0';
135         rd_mask <= "0000";
136         wr_mask <= "0001";
137     else
138         memstg_mux <= '0';
139         rd_mask <= "0000";
140         wr_mask <= "0000";
141     end if;
142 end process;
143
144 wb: process (instr_4) is
145 begin
146     if ((instr_4(31 downto 26) = "001111") or —LUI
147         (instr_4(31 downto 26) = "001001") or —ADDIU
148         (instr_4(31 downto 26) = "100011") or —LW
149         (instr_4(31 downto 26) = "100100") or —LBU
150         (instr_4(31 downto 26) = "001010") or —SLTI
151         (instr_4(31 downto 26) = "001100") —ANDI
152     ) then

```

```

153         id_enable_regs <= '1';
        else
155             id_enable_regs <= '0';
        end if;
157     end process;

159     stall: process (data_stall, instr_stall) is
    begin
161         if (data_stall = '1' or instr_stall = '1') then
            stage_control <= "00000";
163         else
            stage_control <= "11111";
165         end if;
    end process;
167 end architecture;

```

../src/vhdl/control_pipeline.vhd

```

-- revision history:
2  -- 06.07.2015    Alex Schoenberger    created
   -- 10.08.2015    Patrick Appenheimer  entity
4  -- 11.08.2015    Patrick Appenheimer  main fsm
   -- 11.08.2015    Patrick Appenheimer  5 instr fsm
6  -- 12.08.2015    Patrick Appenheimer  minor changes
   -- 14.08.2015    Patrick Appenheimer  stall logic changed
8
library IEEE;
10 use IEEE.std_logic_1164.ALL;
   USE IEEE.numeric_std.ALL;
12
library WORK;
14 use WORK.all;

16 entity cpu_control is
    port(
18         clk                : in  std_logic;
           rst                : in  std_logic;
20         rd_mask            : out std_logic_vector(3 downto 0);
           wr_mask            : out std_logic_vector(3 downto 0);
22         instr_stall        : in  std_logic;
           data_stall         : in  std_logic;
24         instr_in           : in  std_logic_vector(31 downto 0);
           alu_op             : out std_logic_vector(5 downto 0);
26         exc_mux1           : out std_logic_vector(1 downto 0);
           exc_mux2           : out std_logic_vector(1 downto 0);
28         exc_alu_zero       : in  std_logic_vector(0 downto 0);
           memstg_mux         : out std_logic;
30         id_regdest_mux     : out std_logic_vector (1 downto 0);
           id_regshift_mux    : out std_logic_vector (1 downto 0);
32         id_enable_regs     : out std_logic;
           in_mux_pc          : out std_logic;
34         stage_control      : out std_logic_vector (4 downto 0)
    );
36
end entity cpu_control;
38
architecture structure_cpu_control of cpu_control is
40
    constant s0      : std_logic_vector(4 downto 0) := b"00000";
    constant s1      : std_logic_vector(4 downto 0) := b"00001";
    constant s2      : std_logic_vector(4 downto 0) := b"00010";
    constant s3      : std_logic_vector(4 downto 0) := b"00011";
    constant s4      : std_logic_vector(4 downto 0) := b"00100";
    constant sX      : std_logic_vector(4 downto 0) := b"11111";
46
    signal instr1      : std_logic_vector(31 downto 0);
    signal instr2      : std_logic_vector(31 downto 0);
    signal instr3      : std_logic_vector(31 downto 0);
    signal instr4      : std_logic_vector(31 downto 0);
    signal instr5      : std_logic_vector(31 downto 0);
52
    signal currentstate1 : std_logic_vector(4 downto 0);
    signal currentstate2 : std_logic_vector(4 downto 0);
    signal currentstate3 : std_logic_vector(4 downto 0);
    signal currentstate4 : std_logic_vector(4 downto 0);
    signal currentstate5 : std_logic_vector(4 downto 0);
58
    signal nextstate1   : std_logic_vector(4 downto 0);
    signal nextstate2   : std_logic_vector(4 downto 0);
    signal nextstate3   : std_logic_vector(4 downto 0);
    signal nextstate4   : std_logic_vector(4 downto 0);
    signal nextstate5   : std_logic_vector(4 downto 0);
64
    signal output_buffer1 : std_logic_vector(29 downto 0);
66

```

```

68 signal output_buffer2 : std_logic_vector(29 downto 0);
signal output_buffer3 : std_logic_vector(29 downto 0);
signal output_buffer4 : std_logic_vector(29 downto 0);
70 signal output_buffer5 : std_logic_vector(29 downto 0);

72 signal busy1      : std_logic;
signal busy2      : std_logic;
74 signal busy3      : std_logic;
signal busy4      : std_logic;
76 signal busy5      : std_logic;

78 signal go1       : std_logic;
signal go2       : std_logic;
80 signal go3       : std_logic;
signal go4       : std_logic;
82 signal go5       : std_logic;

84 signal currentstate : std_logic_vector(4 downto 0);
signal nextstate     : std_logic_vector(4 downto 0);

86 signal stall       : std_logic := '0';
88
begin
90
    fsm1: entity work.fsm(behavioral) port map(clk, rst, instr1, stall,
92 currentstate1, nextstate1, output_buffer1, busy1, go1);
    fsm2: entity work.fsm(behavioral) port map(clk, rst, instr2, stall,
94 currentstate2, nextstate2, output_buffer2, busy2, go2);
    fsm3: entity work.fsm(behavioral) port map(clk, rst, instr3, stall,
96 currentstate3, nextstate3, output_buffer3, busy3, go3);
    fsm4: entity work.fsm(behavioral) port map(clk, rst, instr4, stall,
98 currentstate4, nextstate4, output_buffer4, busy4, go4);
    fsm5: entity work.fsm(behavioral) port map(clk, rst, instr5, stall,
100 currentstate5, nextstate5, output_buffer5, busy5, go5);

102 —stage_control (1 downto 0) <= b"11";

104 stall_ctrl: process(instr_stall, data_stall)
begin
106     if ((instr_stall = '0') and (data_stall = '0')) then
108         stall <= '0';
108     else
109         stall <= '1';
110     end if;
112 end process;

state_encode: process(currentstate, busy1, busy2, busy3, busy4, busy5)
114 begin
    case currentstate is
116         when sX =>
117             if (busy1 = '0') then
118                 nextstate <= s0;
119             else
120                 nextstate <= sX;
121             end if;
122         when s0 =>
123             if (busy2 = '0') then
124                 nextstate <= s1;
125             else
126                 nextstate <= s0;
127             end if;
128         when s1 =>
129             if (busy3 = '0') then
130                 nextstate <= s2;
131             else
132                 nextstate <= s1;
133             end if;
134         when s2 =>
135             if (busy4 = '0') then
136                 nextstate <= s3;
137             else
138                 nextstate <= s2;
139             end if;
140         when s3 =>
141             if (busy5 = '0') then
142                 nextstate <= s4;
143             else
144                 nextstate <= s3;
145             end if;
146         when s4 =>
147             if (busy1 = '0') then
148                 nextstate <= s0;
149             else
150                 nextstate <= sX;
151             end if;
152         when others => nextstate <= sX;

```

```

154     end case;
155 end process state_encode;

156 state_register: process(rst, clk)
157 begin
158     if (rst = '1') then
159         currentstate <= sX;
160     elsif (clk'event and clk = '1') then
161         currentstate <= nextstate;
162     end if;
163 end process state_register;

164 state_decode: process(currentstate)
165 begin
166     case currentstate is
167         when sX =>
168             go1 <= '0';
169             go2 <= '0';
170             go3 <= '0';
171             go4 <= '0';
172             go5 <= '0';
173         when s0 =>
174             instr1 <= instr_in;
175             go1 <= '1';
176         when s1 =>
177             instr2 <= instr_in;
178             go2 <= '1';
179         when s2 =>
180             instr3 <= instr_in;
181             go3 <= '1';
182         when s3 =>
183             instr4 <= instr_in;
184             go4 <= '1';
185         when s4 =>
186             instr5 <= instr_in;
187             go5 <= '1';
188         when others =>
189             -- do something
190     end case;
191 end process state_decode;

192 fsm_ctrl: process(currentstate1, currentstate2, currentstate3, currentstate4, currentstate5)
193 begin
194     stage_control <= b"11111";
195     case currentstate1 is
196         when s0 =>
197             id_regdest_mux <= output_buffer1 (28 downto 27);
198             id_regshift_mux <= output_buffer1 (26 downto 25);
199
200
201         when s1 =>
202             exc_mux1 <= output_buffer1 (23 downto 22);
203             exc_mux2 <= output_buffer1 (21 downto 20);
204             alu_op <= output_buffer1 (19 downto 14);
205
206             stage_control (2) <= output_buffer1 (2);
207         when s2 =>
208             memstg_mux <= output_buffer1 (13);
209             rd_mask <= output_buffer1 (12 downto 9);
210             wr_mask <= output_buffer1 (8 downto 5);
211             stage_control (3) <= output_buffer1 (3);
212         when sX =>
213             --in_mux_pc <= output_buffer1 (29);
214         when s3 =>
215             id_enable_regs <= output_buffer1 (24);
216         when others =>
217             --do nothing
218     end case;
219
220
221     case currentstate2 is
222         when s0 =>
223             id_regdest_mux <= output_buffer2 (28 downto 27);
224             id_regshift_mux <= output_buffer2 (26 downto 25);
225
226         when s1 =>
227             exc_mux1 <= output_buffer2 (23 downto 22);
228             exc_mux2 <= output_buffer2 (21 downto 20);
229             alu_op <= output_buffer2 (19 downto 14);
230
231             stage_control (2) <= output_buffer2 (2);
232         when s2 =>
233             memstg_mux <= output_buffer2 (13);
234             rd_mask <= output_buffer2 (12 downto 9);
235             wr_mask <= output_buffer2 (8 downto 5);
236             stage_control (3) <= output_buffer2 (3);
237         when sX =>

```

```

240     --in_mux_pc <= output_buffer2 (29);
241 when s3 =>
242     id_enable_regs <= output_buffer2 (24);
243 when others =>
244     --do nothing
245 end case;
246
247 case currentstate3 is
248 when s0 =>
249     id_regdest_mux <= output_buffer3 (28 downto 27);
250     id_regshift_mux <= output_buffer3 (26 downto 25);
251
252 when s1 =>
253     exc_mux1 <= output_buffer3 (23 downto 22);
254     exc_mux2 <= output_buffer3 (21 downto 20);
255     alu_op <= output_buffer3 (19 downto 14);
256
257     stage_control (2) <= output_buffer3 (2);
258 when s2 =>
259     memstg_mux <= output_buffer3 (13);
260     rd_mask <= output_buffer3 (12 downto 9);
261     wr_mask <= output_buffer3 (8 downto 5);
262     stage_control (3) <= output_buffer3 (3);
263 when sX =>
264     --in_mux_pc <= output_buffer3 (29);
265 when s3 =>
266     id_enable_regs <= output_buffer3 (24);
267 when others =>
268     --do nothing
269 end case;
270
271 case currentstate4 is
272 when s0 =>
273     id_regdest_mux <= output_buffer4 (28 downto 27);
274     id_regshift_mux <= output_buffer4 (26 downto 25);
275
276 when s1 =>
277     exc_mux1 <= output_buffer4 (23 downto 22);
278     exc_mux2 <= output_buffer4 (21 downto 20);
279     alu_op <= output_buffer4 (19 downto 14);
280
281     stage_control (2) <= output_buffer4 (2);
282 when s2 =>
283     memstg_mux <= output_buffer4 (13);
284     rd_mask <= output_buffer4 (12 downto 9);
285     wr_mask <= output_buffer4 (8 downto 5);
286     stage_control (3) <= output_buffer4 (3);
287 when sX =>
288     --in_mux_pc <= output_buffer4 (29);
289 when s3 =>
290     id_enable_regs <= output_buffer4 (24);
291 when others =>
292     --do nothing
293 end case;
294
295 case currentstate5 is
296 when s0 =>
297     id_regdest_mux <= output_buffer5 (28 downto 27);
298     id_regshift_mux <= output_buffer5 (26 downto 25);
299
300 when s1 =>
301     exc_mux1 <= output_buffer5 (23 downto 22);
302     exc_mux2 <= output_buffer5 (21 downto 20);
303     alu_op <= output_buffer5 (19 downto 14);
304
305     stage_control (2) <= output_buffer5 (2);
306 when s2 =>
307     memstg_mux <= output_buffer5 (13);
308     rd_mask <= output_buffer5 (12 downto 9);
309     wr_mask <= output_buffer5 (8 downto 5);
310     stage_control (3) <= output_buffer5 (3);
311 when sX =>
312     --in_mux_pc <= output_buffer5 (29);
313 when s3 =>
314     id_enable_regs <= output_buffer5 (24);
315 when others =>
316     --do nothing
317 end case;
318
319 end process fsm_ctrl;
320
321 mux_pc_ctrl: process(clk, output_buffer1, output_buffer2, output_buffer3, output_buffer4, output_buffer5)
322 begin
323     if (clk'event and clk = '1') then
324         if (currentstate1 = sX) then
325             in_mux_pc <= output_buffer1 (29);

```

```

326     elsif (currentstate2 = sX) then
327         in_mux_pc <= output_buffer2 (29);
328     elsif (currentstate3 = sX) then
329         in_mux_pc <= output_buffer3 (29);
330     elsif (currentstate4 = sX) then
331         in_mux_pc <= output_buffer4 (29);
332     elsif (currentstate5 = sX) then
333         in_mux_pc <= output_buffer5 (29);
334     else
335         in_mux_pc <= '0';
336     end if;
337 end if;
338 end process;
end architecture structure_cpu_control;

```

../src/vhdl/cpu_control_fsm.vhd

```

1  -- Revision history:
2  -- 2015-08-12      Lukas Jaeger      created
3  -- 2015-08-16      Lukas Jaeger      fixed all bugs and made it working with the cpu
4
5  library IEEE;
6  use IEEE.std_logic_1164.all;
7  use IEEE.numeric_std.all;
8
9  library WORK;
10 use WORK.all;
11
12 entity cpu_control is
13     port(
14         clk                : in  std_logic;
15         rst                : in  std_logic;
16         rd_mask            : out std_logic_vector(3 downto 0);
17         wr_mask            : out std_logic_vector(3 downto 0);
18         instr_stall        : in  std_logic;
19         data_stall         : in  std_logic;
20         instr_in           : in  std_logic_vector(31 downto 0);
21         alu_op             : out std_logic_vector(5 downto 0);
22         exc_mux1           : out std_logic_vector(1 downto 0);
23         exc_mux2           : out std_logic_vector(1 downto 0);
24         exc_alu_zero       : in  std_logic_vector(0 downto 0);
25         memstg_mux         : out std_logic;
26         id_regdest_mux     : out std_logic_vector (1 downto 0);
27         id_regshift_mux    : out std_logic_vector (1 downto 0);
28         id_enable_regs     : out std_logic;
29         in_mux_pc          : out std_logic;
30         stage_control      : out std_logic_vector (4 downto 0)
31     );
32 end entity cpu_control;
33
34 architecture structure_cpu_control of cpu_control is
35     signal instr_1, instr_2, instr_3, instr_4: std_logic_vector (31 downto 0);
36
37     begin
38
39         pipeline: process(clk, rst) is
40             begin
41                 if (rst = '1') then
42                     instr_1 <= x"00000000";
43                     instr_2 <= x"00000000";
44                     instr_3 <= x"00000000";
45                     instr_4 <= x"00000000";
46                 elsif (rising_edge(clk) and instr_stall /= '1' and data_stall /= '1') then
47                     instr_1 <= instr_in;
48                     instr_2 <= instr_1;
49                     instr_3 <= instr_2;
50                     instr_4 <= instr_3;
51                 end if;
52             end process;
53
54             id: process (instr_1) is
55                 begin
56                     if (instr_1(31 downto 26) = "000000") then -- R-type instructions
57                         id_regdest_mux <= "00";
58                         id_regshift_mux <= "00";
59                         if (instr_1(20 downto 0) = "00000000000000001000") then -- JR-instruction
60                             in_mux_pc <= '1';
61                         else
62                             in_mux_pc <= '0';
63                         end if;
64                     else
65                         -- I-Type- and J-Type instructions. They can go together, because nobody cares about
66                         -- the alu-result of a J-Type, so it does not matter, which value is yielded to ex
67                         id_regdest_mux <= "10";
68                         if (instr_1(31 downto 26) = "001111") then -- LUI needs a shift

```

```

69         id_regshift_mux <= "01";
70     elsif ((instr_1(31 downto 26) = "000010") — J
71         or (instr_1(31 downto 26) = "000011") — JAL
72         or (instr_1(31 downto 26) = "011101") — JALX
73         or (instr_1(31 downto 26) = "000100") — BEQ
74         or (instr_1(31 downto 26) = "000001") — BGEZ
75         or (instr_1(31 downto 26) = "000111") — BGTZ
76         or (instr_1(31 downto 26) = "000110") — BLEZ
77         or (instr_1(31 downto 26) = "000101") — BEQZ
78     ) then
79         id_regshift_mux <= "00";
80         in_mux_pc <= '1';
81     else
82         id_regshift_mux <= "00";
83         in_mux_pc <= '0';
84     end if;
85 end if;
86
87 end process;
88
89 ex: process (instr_2) is
90 begin
91     if (instr_2(31 downto 26) = "001111") then —LUI
92         exc_mux1 <= "00";
93         exc_mux2 <= "01";
94         alu_op <= "000100";
95     elsif ((instr_2(31 downto 26) = "001001") —ADDIU
96         or (instr_2(31 downto 26) = "100011") —LW
97         or (instr_2(31 downto 26) = "101011") —SW
98         or (instr_2(31 downto 26) = "101000") —SB
99         or (instr_2(31 downto 26) = "100100") —LBU
100    )then
101        exc_mux1 <= "10";
102        exc_mux2 <= "01";
103        alu_op <= "100000";
104    elsif (instr_2(31 downto 26) = "001010") then —SLTI
105        exc_mux1 <= "10";
106        exc_mux2 <= "01";
107        alu_op <= "001000";
108    elsif (instr_2(31 downto 26) = "001100") then —ANDI
109        exc_mux1 <= "10";
110        exc_mux2 <= "01";
111        alu_op <= "100100";
112    elsif (instr_2(31 downto 26) = "001101") then —ORI
113        exc_mux1 <= "10";
114        exc_mux2 <= "01";
115        alu_op <= "100101";
116    elsif ((instr_2(31 downto 26) = "000000") and (instr_2(10 downto 0) = "00000101010")) then
117        exc_mux1 <= "10";
118        exc_mux2 <= "00";
119        alu_op <= "001000";
120    else —if (instr_2(31 downto 26) = "000000") then — NOP and other R-types and Ops, where the result does not matter
121        exc_mux1 <= "10";
122        exc_mux2 <= "00";
123        alu_op <= "000100";
124    end if;
125 end process;
126
127 mem: process (instr_3) is
128 begin
129     if (instr_3(31 downto 26) = "100011") then —LW
130         memstg_mux <= '1';
131         rd_mask <= "1111";
132         wr_mask <= "0000";
133     elsif (instr_3(31 downto 26) = "100100") then —LBU
134         memstg_mux <= '1';
135         rd_mask <= "0001";
136         wr_mask <= "0000";
137     elsif (instr_3(31 downto 26) = "101011") then —SW
138         memstg_mux <= '0';
139         rd_mask <= "0000";
140         wr_mask <= "1111";
141     elsif (instr_3(31 downto 26) = "101000") then —SB
142         memstg_mux <= '0';
143         rd_mask <= "0000";
144         wr_mask <= "0001";
145     else
146         memstg_mux <= '0';
147         rd_mask <= "0000";
148         wr_mask <= "0000";
149     end if;
150 end process;
151
152 wb: process (instr_4) is
153 begin
154     if ((instr_4(31 downto 26) = "001111") or —LUI

```

```

155         (instr_4 (31 downto 26) = "001001") or --ADDIU
156         (instr_4 (31 downto 26) = "100011") or --LW
157         (instr_4 (31 downto 26) = "100100") or --LBU
158         (instr_4 (31 downto 26) = "001010") or --SLTI
159         (instr_4 (31 downto 26) = "001100") or --ANDI
160         (instr_4 (31 downto 26) = "001101") or --ORI
161         (instr_4 (31 downto 26) = "000000") and (instr_4(10 downto 0) = "00000101010")) --SLT
162     ) then
163         id_enable_regs <= '1';
164     else
165         id_enable_regs <= '0';
166     end if;
167 end process;
168
169 stall: process (data_stall, instr_stall) is
170 begin
171     if (data_stall = '1' or instr_stall = '1') then
172         stage_control <= "00000";
173     else
174         stage_control <= "11111";
175     end if;
176 end process;
177 end architecture;

```

../src/vhdl/cpu_control.vhd

```

1  -- revision history:
2  -- 06.07.2015      Alex Schoenberger      created
3  -- 05.08.2015      Patrick Appenheimer    first try
4  -- 06.08.2015      Patrick Appenheimer    ports and entities added
5  -- 10.08.2015      Patrick Appenheimer    minor changes
6  -- 12.08.2015      Patrick Appenheimer    changed rising_edge to falling_edge
7  -- 14.08.2015      Patrick Appenheimer    changed pc_mux control
8
9  library IEEE;
10     use IEEE.std_logic_1164.ALL;
11     USE IEEE.numeric_std.ALL;
12
13  library WORK;
14     use WORK.all;
15
16  -- -- stage_control: --
17  -- to activate registers, set signal stage_control as follows:
18  -- stage0->stage1: xxxx1
19  -- stage1->stage2: xxx1x
20  -- stage2->stage3: xx1xx
21  -- stage3->stage4: x1xxx
22  -- stage4->stage5: 1xxxx
23
24  entity cpu_datapath is
25  port(
26      clk                : in  std_logic;
27      rst                : in  std_logic;
28      instr_addr         : out std_logic_vector(31 downto 0);
29      data_addr          : out std_logic_vector(31 downto 0);
30      instr_in           : in  std_logic_vector(31 downto 0);
31      data_to_cpu        : in  std_logic_vector(31 downto 0);
32      data_from_cpu      : out std_logic_vector(31 downto 0);
33      alu_op             : in  std_logic_vector(5 downto 0);
34      exc_mux1           : in  std_logic_vector(1 downto 0);
35      exc_mux2           : in  std_logic_vector(1 downto 0);
36      exc_alu_zero       : out std_logic_vector(0 downto 0);
37      memstg_mux         : in  std_logic;
38      id_regdest_mux     : in  std_logic_vector (1 downto 0);
39      id_regshift_mux    : in  std_logic_vector (1 downto 0);
40      id_enable_regs     : in  std_logic;
41      in_mux_pc          : in  std_logic;
42      stage_control      : in  std_logic_vector (4 downto 0)
43  );
44
45  end entity cpu_datapath;
46
47
48  architecture structure_cpu_datapath of cpu_datapath is
49
50      -- ----- PC ==> Instr. Fetch -----
51      signal mux_out_0    : std_logic_vector(31 downto 0);
52
53      -- ----- Instr. Fetch ==> Instr. Decode -----
54      signal instr_1      : std_logic_vector(31 downto 0);
55      signal ip_1         : std_logic_vector(31 downto 0);
56
57      -- ----- Instr. Decode ==> Execution -----

```



```

59  signal shift_2          : std_logic_vector(4 downto 0);
   signal reg_a_2          : std_logic_vector(31 downto 0);
61  signal reg_b_2          : std_logic_vector(31 downto 0);
   signal regdest_2        : std_logic_vector(4 downto 0);
63  signal imm_2           : std_logic_vector(31 downto 0);
   signal ip_2             : std_logic_vector(31 downto 0);
65
   ----- Execution ==> Memory Stage -----
67  signal alu_result_3     : std_logic_vector(31 downto 0);
   signal data_3           : std_logic_vector(31 downto 0);
69  signal regdest_3       : std_logic_vector(4 downto 0);
71
   ----- Memory Stage ==> Write Back -----
73  signal writeback_4      : std_logic_vector(31 downto 0);
   signal regdest_4        : std_logic_vector(4 downto 0);
75
--- IP:
77  signal mux_pc_out       : std_logic_vector(31 downto 0);
79
--- Instr. Fetch:
79  signal if_ip           : std_logic_vector(31 downto 0);
   signal if_instr         : std_logic_vector(31 downto 0);
81
--- Instr. Decode:
83  signal id_a            : std_logic_vector(31 downto 0);
   signal id_b            : std_logic_vector(31 downto 0);
85  signal id_imm          : std_logic_vector(31 downto 0);
   signal id_ip           : std_logic_vector(31 downto 0);
87  signal id_regdest      : std_logic_vector(4 downto 0);
   signal id_shift        : std_logic_vector(4 downto 0);
89
--- Execution:
91  signal alu_result       : std_logic_vector(31 downto 0);
   signal data_out         : std_logic_vector(31 downto 0);
93  signal exc_destreg_out  : std_logic_vector(4 downto 0);
95
--- Memory Stage:
97  signal memstg_writeback_out : std_logic_vector(31 downto 0);
   signal memstg_destreg_out  : std_logic_vector(4 downto 0);
99
--- Write Back:
99  signal wb_writeback_out : std_logic_vector(31 downto 0);
101  signal wb_destreg_out   : std_logic_vector(4 downto 0);
103
   signal last_instruction : std_logic_vector( 31 downto 0);
105
begin
107
--- INSTRUCTION FETCH:
109  instruction_fetch:      entity work.instruction_fetch(behavioral) port map(clk, rst, mux_out_0, instr_in, if_ip,
                                                                    instr_addr, if_instr);
111
--- INSTRUCTION DECODE:
113  instruction_decode:    entity work.instruction_decode(behavioral) port map(instr_1, ip_1, wb_writeback_out, alu_result,
                                                                    memstg_writeback_out, regdest_4, exc_destreg_out,
115                                                                    memstg_destreg_out, id_regdest_mux,
                                                                    id_regshift_mux, clk, rst, id_enable_regs,
117                                                                    id_a, id_b, id_imm, id_ip, id_regdest, id_shift);
119
--- EXECUTION:
121  execution:             entity work.execution(behave) port map(clk, rst, alu_result, data_out, exc_destreg_out,
                                                                    exc_alu_zero, reg_a_2, reg_b_2, regdest_2, imm_2,
123                                                                    ip_2, shift_2, exc_mux1, exc_mux2, alu_op);
125
--- MEMORY STAGE:
125  memory_stage:         entity work.MemoryStage(behavioral) port map(clk, rst, alu_result_3, data_3, data_addr,
                                                                    data_from_cpu, data_to_cpu, memstg_mux,
127                                                                    memstg_writeback_out, regdest_3, memstg_destreg_out);
129
--- WRITE BACK:
131  write_back:           entity work.write_back(behavioral) port map(clk, rst, writeback_4, regdest_4,
                                                                    wb_writeback_out, wb_destreg_out);
133
stage0: process(clk, rst)
135 begin
   if (rst = '1') then
137     mux_out_0 <= (others => '0');
   elsif ((rising_edge(clk)) and (stage_control (0 downto 0) = "1")) then
139     mux_out_0 <= mux_pc_out;
   end if;
141 end process;
143
stage1: process(clk, rst)
begin

```

```

145   if (rst = '1') then
146       instr_1 <= (others => '0');
147       ip_1 <= (others => '0');
148       elsif ((rising_edge(clk)) and (stage_control (1 downto 1) = "1")) then
149           instr_1 <= if_instr;
150           ip_1 <= if_ip;
151       end if;
152   end process;
153
154   stage2: process(clk, rst)
155   begin
156       if (rst = '1') then
157           shift_2 <= (others => '0');
158           reg_a_2 <= (others => '0');
159           reg_b_2 <= (others => '0');
160           regdest_2 <= (others => '0');
161           imm_2 <= (others => '0');
162           ip_2 <= (others => '0');
163       elsif ((rising_edge(clk)) and (stage_control (2 downto 2) = "1")) then
164           shift_2 <= id_shift;
165           reg_a_2 <= id_a;
166           reg_b_2 <= id_b;
167           regdest_2 <= id_regdest;
168           imm_2 <= id_imm;
169           ip_2 <= ip_1;
170       end if;
171   end process;
172
173   stage3: process(clk, rst)
174   begin
175       if (rst = '1') then
176           alu_result_3 <= (others => '0');
177           data_3 <= (others => '0');
178           regdest_3 <= (others => '0');
179       elsif ((rising_edge(clk)) and (stage_control (3 downto 3) = "1")) then
180           alu_result_3 <= alu_result;
181           data_3 <= data_out;
182           regdest_3 <= exc_destreg_out;
183       end if;
184   end process;
185
186   stage4: process(clk, rst)
187   begin
188       if (rst = '1') then
189           writeback_4 <= (others => '0');
190           regdest_4 <= (others => '0');
191       elsif ((rising_edge(clk)) and (stage_control (4 downto 4) = "1")) then
192           writeback_4 <= memstg_writeback_out;
193           regdest_4 <= memstg_destreg_out;
194       end if;
195   end process;
196
197   mux: process(in_mux_pc, id_ip, if_ip)
198   begin
199       if (in_mux_pc = '1') then
200           mux_pc_out <= id_ip;
201       else
202           mux_pc_out <= if_ip;
203       end if;
204   end process;
205
206   --mux: process(instr_in, id_ip, if_ip, clk)
207   -- begin
208   --     if (clk'event and clk = '1') then
209   --         if ((instr_in(31 downto 26) = "000100") or (instr_in(31 downto 26) = "000010") or (instr_in(31 downto 26) = "000101") or (
210   --             instr_in(31 downto 26) = "011101")) then
211   --             mux_pc_out <= id_ip;
212   --         else
213   --             mux_pc_out <= if_ip;
214   --         end if;
215   --     end if;
216   -- end process;
217
218   --last_instruction_proc: process(clk) is
219   --begin
220   --     if (clk'event and clk = '1') then
221   --         last_instruction <= instr_in;
222   --     end if;
223   --end process;
224
225   end architecture structure_cpu_datapath;

```

../src/vhdl/cpu_datapath.vhd

```

1  -- revision history:
2  -- 06.07.2015      Alex Schoenberger      created
3  -- 07.08.2015      Patrick Appenheimer    cpu_datapath instantiated
4  -- 10.08.2015      Bahri Enis Demirtel    cpu_control added
5
6  library IEEE;
7      use IEEE.std_logic_1164.ALL;
8
9  library WORK;
10     use WORK.cpu_pack.all;
11
12  entity cpu is
13      port(
14          clk                : in  std_logic;
15          rst                : in  std_logic;
16          instr_addr         : out std_logic_vector(31 downto 0);
17          data_addr          : out std_logic_vector(31 downto 0);
18          rd_mask            : out std_logic_vector(3 downto 0);
19          wr_mask            : out std_logic_vector(3 downto 0);
20          instr_stall        : in  std_logic;
21          data_stall         : in  std_logic;
22          instr_in           : in  std_logic_vector(31 downto 0);
23          data_to_cpu        : in  std_logic_vector(31 downto 0);
24          data_from_cpu      : out std_logic_vector(31 downto 0)
25      );
26  end entity cpu;
27
28  architecture structure_cpu of cpu is
29
30      signal alu_op          : std_logic_vector(5 downto 0);
31      signal exc_mux1        : std_logic_vector(1 downto 0);
32      signal exc_mux2        : std_logic_vector(1 downto 0);
33      signal exc_alu_zero    : std_logic_vector(0 downto 0);
34      signal memstg_mux      : std_logic;
35      signal id_regdest_mux  : std_logic_vector (1 downto 0);
36      signal id_regshift_mux : std_logic_vector (1 downto 0);
37      signal id_enable_regs  : std_logic;
38      signal in_mux_pc       : std_logic;
39      signal stage_control   : std_logic_vector (4 downto 0);
40
41
42
43  begin
44
45      -- control logic
46      u1_control: entity work.cpu_control(structure_cpu_control)
47      PORT MAP(clk, rst, rd_mask, wr_mask, instr_stall, data_stall, instr_in, alu_op, exc_mux1, exc_mux2,
48      exc_alu_zero, memstg_mux, id_regdest_mux, id_regshift_mux, id_enable_regs, in_mux_pc, stage_control
49      );
50
51
52
53
54
55      -- datapath
56      u2_datapath: entity work.cpu_datapath(structure_cpu_datapath)
57      PORT MAP(clk, rst, instr_addr, data_addr, instr_in, data_to_cpu, data_from_cpu, alu_op, exc_mux1, exc_mux2,
58      exc_alu_zero, memstg_mux, id_regdest_mux, id_regshift_mux, id_enable_regs, in_mux_pc, stage_control
59      );
60
61  end architecture structure_cpu;

```

../src/vhdl/cpu.vhd

```

1  -- revision history:
2  -- 03.08.2015      Patrick Appenheimer    created
3  -- 04.08.2015      Patrick Appenheimer    added alu1
4  -- 04.08.2015      Patrick Appenheimer    mux1, mux2
5  -- 05.08.2015      Patrick Appenheimer    bugfixes
6
7  library IEEE;
8      use IEEE.std_logic_1164.ALL;
9
10  library WORK;
11     use WORK.all;
12
13  -- -- MUX Steuereingaenge: -- --
14  -- mux1:
15  -- 00: out <= Zero Extend
16  -- 01: out <= 4
17  -- 10: out <= Reg A
18  -- mux2:
19  -- 00: out <= Reg B

```

```

20  -- 01: out <= Imm
21  -- 10: out <= IP
22
23  -- ALU FUNCTION CODES: --
24  -- ADD ==> 10_0000
25  -- SUB ==> 10_0010
26  -- AND ==> 10_0100
27  -- OR ==> 10_0101
28  -- result <= reg_a ==> 00_0001
29  -- result <= reg_b ==> 00_0010
30
31  entity execution is
32  port(
33      clk                : in  std_logic;
34      rst                : in  std_logic;
35      ex_alu             : out std_logic_vector(31 downto 0);
36      ex_data            : out std_logic_vector(31 downto 0);
37      ex_destreg         : out std_logic_vector(4  downto 0);
38      ex_alu_zero        : out std_logic_vector(0  downto 0);
39      in_a               : in  std_logic_vector(31 downto 0);
40      in_b               : in  std_logic_vector(31 downto 0);
41      in_destreg         : in  std_logic_vector(4  downto 0);
42      in_imm             : in  std_logic_vector(31 downto 0);
43      in_ip              : in  std_logic_vector(31 downto 0);
44      in_shift           : in  std_logic_vector(4  downto 0);
45      in_mux1            : in  std_logic_vector(1  downto 0);
46      in_mux2            : in  std_logic_vector(1  downto 0);
47      in_alu_instruction : in  std_logic_vector(5  downto 0)
48  );
49
50  end entity execution;
51
52  architecture behave of execution is
53  signal mux1_out, mux2_out: std_logic_vector(31 downto 0);
54  begin
55
56
57
58  process(in_destreg, in_b, in_mux1, in_shift, in_a, in_mux2, in_imm, in_ip)
59  begin
60      ex_destreg <= in_destreg;
61      ex_data <= in_b;
62
63      case in_mux1 is
64      -- 00
65      when "00" =>
66          mux1_out <= b"000_0000_0000_0000_0000_0000" & in_shift;
67      -- 01
68      when "01" =>
69          mux1_out <= x"0000_0004";
70      -- 10
71      when "10" =>
72          mux1_out <= in_a;
73      -- others
74      when others => mux1_out <= (others => 'X');
75      end case;
76
77      case in_mux2 is
78      -- 00
79      when "00" =>
80          mux2_out <= in_b;
81      -- 01
82      when "01" =>
83          mux2_out <= in_imm;
84      -- 10
85      when "10" =>
86          mux2_out <= in_ip;
87      -- others
88      when others => mux2_out <= (others => 'X');
89      end case;
90
91  end process;
92
93  alu1: entity work.alu(behave) port map(mux1_out, mux2_out,
94  in_alu_instruction, ex_alu, ex_alu_zero);
95
96  end architecture behave;

```

../src/vhdl/execution.vhd

```

-- Revision history:
2  -- 10.08.2015  Patrick Appenheimer      created
3  -- 10.08.2015  Carlos Minamisava Faria  moore state machine states definition
4  -- 10.08.2015  Carlos Minamisava Faria & Patrick Appenheimer  Instructions added
5  -- 11.08.2015  Patrick Appenheimer      added state_register and state_decode

```

```

6  — 12.08.2015   Patrick Appenheimer   minor changes
7  — 14.08.2015   Patrick Appenheimer   stall logic changed
8
9  library IEEE;
10 use IEEE.std_logic_1164.all;
11 use IEEE.numeric_std.all;
12
13
14 library WORK;
15 use WORK.all;
16
17 entity FSM is
18     port (
19         clk                : in std_logic;
20         rst                : in std_logic;
21         instr_in           : in std_logic_vector(31 downto 0);
22         stall              : in std_logic;
23         out_currentstate   : out std_logic_vector(4 downto 0);
24         out_nextstate      : out std_logic_vector(4 downto 0);
25         out_buffer         : out std_logic_vector(29 downto 0);
26         out_busy           : out std_logic;
27         in_go              : in std_logic
28     );
29 end entity FSM;
30
31 architecture behavioral of FSM is
32
33     — State Machine —
34     constant s0 : std_logic_vector(4 downto 0) := b"00000";
35     constant s1 : std_logic_vector(4 downto 0) := b"00001";
36     constant s2 : std_logic_vector(4 downto 0) := b"00010";
37     constant s3 : std_logic_vector(4 downto 0) := b"00011";
38     constant s4 : std_logic_vector(4 downto 0) := b"00100";
39     constant sX : std_logic_vector(4 downto 0) := b"11111";
40
41     — Arithmetic —
42     constant addiu : std_logic_vector(5 downto 0) := b"0010_01"; — Type I
43     — Data Transfer —
44     constant lui   : std_logic_vector(5 downto 0) := b"0011_11"; — Type I —Register access
45     constant lbu   : std_logic_vector(5 downto 0) := b"1001_00"; — Type I —Memory access
46     constant lw    : std_logic_vector(5 downto 0) := b"1000_11"; — Type I —Memory access
47     constant sb    : std_logic_vector(5 downto 0) := b"101000"; — Type I —Memory access
48     constant sw    : std_logic_vector(5 downto 0) := b"101011"; — Type I —Memory access
49     — Logical —
50     constant slti  : std_logic_vector(5 downto 0) := b"001010"; — Type I
51     constant andi  : std_logic_vector(5 downto 0) := b"0011_00"; — Type I
52     constant shift : std_logic_vector(5 downto 0) := b"0000_00"; — Type R —NOP is read as sll $0,$0,0
53     — Conditional branch —
54     constant beqz  : std_logic_vector(5 downto 0) := b"000100"; — Type I
55     constant bnez  : std_logic_vector(5 downto 0) := b"000101"; — Type I
56     — Unconditional jump —
57     constant j     : std_logic_vector(5 downto 0) := b"0000_10"; — Type J
58     constant jalx  : std_logic_vector(5 downto 0) := b"0011_01"; — Type J
59
60     constant r_type : std_logic_vector(5 downto 0) := b"0000_00"; — Type R
61
62     — output_buffer is a register with all control outputs of the state machine:
63     output_buffer (29 downto 29): pc_mux : out std_logic;
64     output_buffer (28 downto 27): id_regdest_mux : out std_logic_vector (1 downto 0);
65     output_buffer (26 downto 25): id_regshift_mux : out std_logic_vector (1 downto 0);
66     output_buffer (24 downto 24): id_enable_regs : out std_logic;
67     output_buffer (23 downto 22): exc_mux1 : out std_logic_vector(1 downto 0);
68     output_buffer (21 downto 20): exc_mux2 : out std_logic_vector(1 downto 0);
69     output_buffer (19 downto 14): alu_instruction : out std_logic_vector(5 downto 0);
70     output_buffer (13 downto 13): mem_mux_decision : out std_logic;
71     output_buffer (12 downto 9): rd_mask : out std_logic_vector(3 downto 0);
72     output_buffer (8 downto 5): wr_mask : out std_logic_vector(3 downto 0);
73     output_buffer (4 downto 0): stage_control : out std_logic_vector(4 downto 0);
74     signal output_buffer : std_logic_vector(29 downto 0);
75
76     signal currentstate : std_logic_vector(4 downto 0);
77     signal nextstate : std_logic_vector(4 downto 0);
78
79
80
81 begin
82
83     state_encode: process(currentstate, stall, in_go)
84     begin
85         case currentstate is
86             when sX =>
87                 if (in_go = '1') then
88                     nextstate <= s0;
89                 else
90                     nextstate <= sX;
91                 end if;
92             when others =>
93                 nextstate <= sX;
94         end case;
95     end process;
96
97     out_currentstate <= currentstate;
98     out_nextstate <= nextstate;
99     out_buffer <= output_buffer;
100    out_busy <= '0';
101
102 end architecture behavioral;

```

```

92     end if;
93     when s0 =>
94         if (stall = '0') then
95             nextstate <= s1;
96         else
97             nextstate <= s0;
98         end if;
99     when s1 =>
100         if (stall = '0') then
101             nextstate <= s2;
102         else
103             nextstate <= s1;
104         end if;
105     when s2 =>
106         if (stall = '0') then
107             nextstate <= s3;
108         else
109             nextstate <= s2;
110         end if;
111     when s3 =>
112         if (stall = '0') then
113             nextstate <= sX;
114         else
115             nextstate <= s3;
116         end if;
117     when s4 =>
118         if (stall = '0') then
119             nextstate <= sX;
120         else
121             nextstate <= s4;
122         end if;
123     when others => nextstate <= sX;
124 end case;
125 end process state_encode;
126
127 state_register: process(rst, clk)
128 begin
129     if (rst = '1') then
130         currentstate <= sX;
131     elsif (clk'event and clk = '1') then
132         currentstate <= nextstate;
133     end if;
134 end process state_register;
135
136 out_buffer_ctrl: process(clk)
137 begin
138     if (clk'event and clk = '0') then
139         out_buffer <= output_buffer;
140     end if;
141 end process;
142
143
144 state_decode: process(currentstate)
145 begin
146     out_currentstate <= currentstate;
147     out_nextstate <= nextstate;
148
149     case currentstate is
150     when sX =>
151         out_busy <= '0';
152     when s0 =>
153         out_busy <= '1';
154     when s3 =>
155         out_busy <= '0';
156     when others =>
157         -- do something
158     end case;
159 end process state_decode;
160
161 out_buff_ctr: process(instr_in)
162 begin
163     case instr_in (31 downto 26) is
164     when lui    => output_buffer <= b"0_10_01_1_00_01_000100_0_0000_0000_1111";
165     when addiu  => output_buffer <= b"0_10_00_1_10_01_100000_0_0000_0000_1111";
166     when lbu    => output_buffer <= b"0_10_00_1_10_01_100000_1_0001_0000_1111";
167     when lw     => output_buffer <= b"0_10_00_1_10_01_100000_1_1111_0000_1111";
168     when sb     => output_buffer <= b"0_10_00_0_10_01_100000_0_0000_0001_1111";
169     when sw     => output_buffer <= b"0_10_00_0_10_01_100000_0_0000_1111_1111";
170     when slti   => output_buffer <= b"0_10_00_1_10_01_001000_0_0000_0000_1111";
171     when andi   => output_buffer <= b"0_10_01_1_00_01_100100_0_0000_0000_1111";
172     when shift  => output_buffer <= b"0_00_00_1_00_00_001000_0_0000_0000_1111";
173     when beqz   => output_buffer <= b"1_10_00_0_00_00_000001_0_0000_0000_1111";
174     when bnez   => output_buffer <= b"1_10_00_0_00_00_000001_0_0000_0000_1111";
175     when j      => output_buffer <= b"1_10_00_0_00_00_000001_0_0000_0000_1111";
176     when jalx   => output_buffer <= b"1_10_00_0_00_00_000001_0_0000_0000_1111";
177     --when r_type => output_buffer <= b"0_00_00_1_10_00_000000_0_0000_0000_1111";

```

```

178         when others => output_buffer <= b"0_00_00_0_00_00_000000_0_0000_0000_11111";
179     end case;
180 end process;
181
182 end architecture behavioral;

```

../src/vhdl/fsm.vhd

```

-- Implementation of a 5-stage pipelined MIPS processor's instruction decode stage
2 -- 2015-08-03 Lukas Jaeger created
-- 2015-08-04 Lukas Jaeger added architecture and started to implement both processes
4 -- 2015-08-04 Lukas Jaeger added asynchronous reset
-- 2015-08-05 Lukas Jaeger fixed bugs that resulted from me not knowing any VHDL
6 -- 2015-08-05 Lukas Jaeger added functionality for branch logic
-- 2015-08-06 Lukas, Carlos fixed bug in JAL-instruction-decode
8 -- 2015-08-06 Lukas added signed/unsigned logic for immediate-output
-- 2015-08-07 Lukas added signed/unsigned exceptions for LW-instructions
10 -- 2015-08-11 Lukas fixed some bugs in forwarding
-- 2015-08-11 Bahri Enis Demirtel added BLEZ, BLTZ, BLTZAL, BNE
12 -- 2015-08-12 Lukas fixed bug in immediate expansion and made it falling clock edge sensitive
library IEEE;
14 use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
16
entity instruction_decode is
18     port(instr,ip_in, writeback, alu_result, mem_result : in std_logic_vector (31 downto 0);
        writeback_reg, regdest_ex, regdest_mem : in std_logic_vector (4 downto 0);
20         regdest_mux, regshift_mux: in std_logic_vector (1 downto 0);
        clk, reset, enable_regs: in std_logic;
22         reg_a, reg_b, imm, ip_out : out std_logic_vector (31 downto 0);
        reg_dest, shift_out : out std_logic_vector (4 downto 0)
24     );
end entity;
26
architecture behavioral of instruction_decode is
28     type regfile is array (31 downto 0) of std_logic_vector (31 downto 0);
    signal register_file : regfile;
30     signal imm_internal : std_logic_vector(31 downto 0) := x"00000000";
    signal internal_writeback : std_logic_vector(31 downto 0);
32     signal pc_imm : std_logic_vector (31 downto 0);
    signal imm_16 : std_logic_vector (15 downto 0);
34     signal internal_wb_flag : std_logic := '0';
begin
36     imm_16 <= instr (15 downto 0);

38     -- Splitting registers for R-type-instructions
    pc_imm <= imm_internal (31 downto 2) & "00";
40     -- Defines the instruction decode logic
    logic : process (instr, ip_in, writeback, alu_result, mem_result, writeback_reg, regdest_ex, regdest_mem, regdest_mux,
        regshift_mux) is
42         begin

44         -- Forwarding logic for reg_a
        -- If the destination register is still used by the writeback-phase, the writeback-output is forwarded
46         if ((instr (25 downto 21) = regdest_ex) and (instr (25 downto 21) /= "00000")) then
            reg_a <= alu_result;
48         -- If the destination register is still used by the memory-phase, the alu-result is forwarded
        elsif ((instr (25 downto 21) = regdest_mem) and (instr (25 downto 21) /= "00000")) then
50             reg_a <= mem_result;
            elsif ((instr (25 downto 21) = writeback_reg) and (instr (25 downto 21) /= "00000")) then
52                 reg_a <= writeback;
        -- Otherwise, no forwarding is required and the register specified by rs is read
54         else
            reg_a <= register_file(to_integer(unsigned (instr (25 downto 21))));
56         end if;

58         --Forwarding logic for reg_b. Works analogously to the reg_a block above
        if ((instr (20 downto 16) = regdest_ex) and (instr (20 downto 16) /= "00000")) then
60             reg_b <= alu_result;
        elsif ((instr (20 downto 16) = regdest_mem) and (instr (20 downto 16) /= "00000")) then
62             reg_b <= mem_result;
            elsif ((instr (20 downto 16) = writeback_reg) and (instr (20 downto 16) /= "00000")) then
64                 reg_b <= writeback;
        else
66             reg_b <= register_file(to_integer(unsigned (instr (20 downto 16))));
68         end if;

70         case regshift_mux is -- Determines the output at shift_out
            when "00" => shift_out <= instr(10 downto 6);
72             when "01" => shift_out <= "10000";
            when others => shift_out <= "00000";
74         end case;

76         case regdest_mux is -- Determines the output at reg_dest

```

```

78         when "00" => reg_dest <= instr (15 downto 11);
79         when "01" => reg_dest <= "11111";
80         when "10" => reg_dest <= instr (20 downto 16);
81         when others => reg_dest <= "00000";
82     end case;
83 end process;
84
85 -- Process for clocked writebacks to the register file and the asynchronous reset
86 register_file_write : process (clk, reset, writeback_reg) is
87     begin
88         if (reset= '1') then -- asynchronous reset
89             for i in 0 to 31 loop
90                 register_file(i) <= x"00000000";
91             end loop;
92         elsif (clk'event and clk = '0') then
93             if (enable_regs = '1') then -- If register file is enabled, write back result
94                 if (to_integer(unsigned (writeback_reg)) > 0) then
95                     register_file(to_integer(unsigned (writeback_reg))) <= writeback;
96                 end if;
97             elsif (internal_wb_flag = '1') then
98                 register_file (31) <= internal_writeback;
99             end if;
100         end process;
101
102 -- Process that defines the branch logic
103 branch_logic : process (instr, ip_in, writeback, alu_result, mem_result, writeback_reg, regdest_ex, regdest_mem, regdest_mux,
104     regshift_mux) is
105     variable offset : integer;
106     variable a, b : integer;
107     begin
108         -- Prepares values of reg_a and reg_b for comparison
109         if ((instr (25 downto 21) = regdest_ex) and (instr (25 downto 21) /= "00000")) then
110             a := to_integer(signed(alu_result));
111         elsif ((instr (25 downto 21) = regdest_mem) and (instr (25 downto 21) /= "00000")) then
112             a := to_integer(signed(mem_result));
113         elsif ((instr (25 downto 21) = writeback_reg) and (instr (25 downto 21) /= "00000")) then
114             a := to_integer(signed(writeback));
115         else
116             a := to_integer(signed(register_file(to_integer(unsigned (instr (25 downto 21))))));
117         end if;
118
119         if ((instr (20 downto 16) = regdest_ex) and (instr (20 downto 16) /= "00000")) then
120             b:= to_integer(signed(alu_result));
121         elsif ((instr (20 downto 16) = regdest_mem) and (instr (20 downto 16) /= "00000")) then
122             b := to_integer(signed(mem_result));
123         elsif ((instr (20 downto 16) = writeback_reg) and (instr (20 downto 16) /= "00000")) then
124             b := to_integer(signed(writeback));
125         else
126             b := to_integer(signed(register_file(to_integer(unsigned (instr (20 downto 16))))));
127         end if;
128
129         -- Annoyingly lengthy list of if-statements for calculation of branch logic
130         if (instr (31 downto 26) = "000010") then -- Jump instruction
131             internal_wb_flag <= '0';
132             offset := to_integer(signed(instr(25 downto 0)));
133             offset := (offset * 4);
134             ip_out <= ip_in (31 downto 28) & std_logic_vector(to_signed(offset,28));
135         elsif ((instr (31 downto 26) = "000011") or (instr (31 downto 26) = "011101")) then --JAL(X) instruction
136             internal_writeback <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4,32));
137             internal_wb_flag <= '1';
138             offset := to_integer(signed(instr(25 downto 0)));
139             offset := offset * 4;
140             ip_out <= ip_in (31 downto 28) & std_logic_vector(to_signed(offset,28));
141         elsif ((instr(31 downto 26) = "000000") and (instr (20 downto 0) = "00000000000000001000")) then --JR instruction
142             internal_wb_flag <= '0';
143             offset := to_integer(signed(instr(25 downto 0)));
144             offset := offset * 4;
145             -- VHDL code de ja-vu?
146             -- This is the same forwarding logic as above for reg_a
147             if ((instr (25 downto 21) = regdest_ex) and (instr (25 downto 21) /= "00000")) then
148                 ip_out <= alu_result;
149             elsif ((instr (25 downto 21) = regdest_mem) and (instr (25 downto 21) /= "00000")) then
150                 ip_out <= mem_result;
151             elsif ((instr (25 downto 21) = writeback_reg) and (instr (25 downto 21) /= "00000")) then
152                 ip_out <= writeback;
153             else
154                 ip_out <= register_file(to_integer(unsigned (instr (25 downto 21))));
155             end if;
156             elsif (instr (31 downto 26) = "000100") then --BEQ
157                 internal_wb_flag <= '0';
158                 if (a = b) then
159                     offset := to_integer(signed(instr(15 downto 0)));
160                     offset := offset * 4;
161                     offset := offset + to_integer (signed(ip_in));

```



```

162         ip_out <= std_logic_vector(to_signed(offset,32));
163     else
164         ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
165     end if;
166 elsif ((instr (31 downto 26) = "000001") and (instr (20 downto 16) = "00001")) then —BGEZ instruction
167     internal_wb_flag <= '0';
168     b :=0;
169     if (a >= b) then
170         offset := to_integer(signed(instr(15 downto 0)));
171         offset := offset * 4;
172         offset := offset + to_integer (signed(ip_in));
173         ip_out <= std_logic_vector(to_signed(offset,32));
174     else
175         ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
176     end if;
177 elsif ((instr (31 downto 26) = "000001") and (instr (20 downto 16) = "10001")) then —BGEZAL instruction
178     internal_wb_flag <= '1';
179     internal_writeback <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4,32));
180     b :=0;
181     if (a >= b) then
182         offset := to_integer(signed(instr(15 downto 0)));
183         offset := offset * 4;
184         offset := offset + to_integer (signed(ip_in));
185         ip_out <= std_logic_vector(to_signed(offset,32));
186     else
187         ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
188     end if;
189 elsif ((instr (31 downto 26) = "000111")and(instr (20 downto 16)="00000")) then — BGTZ
190     internal_wb_flag <= '0';
191     b :=0;
192     report "The value of 'a' is " & integer'image(a);
193     if (a > b) then
194         offset := to_integer(signed(instr(15 downto 0)));
195         offset := offset * 4;
196         offset := offset + to_integer (signed(ip_in));
197         ip_out <= std_logic_vector(to_signed(offset,32));
198     else
199         ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
200     end if;
201 elsif ((instr (31 downto 26) = "000110")and(instr (20 downto 16)="00000")) then — BLEZ
202     internal_wb_flag <= '0';
203     b :=0;
204     if (a <= b) then
205         offset := to_integer(signed(instr(15 downto 0)));
206         offset := offset * 4;
207         offset := offset + to_integer (signed(ip_in));
208         ip_out <= std_logic_vector(to_signed(offset,32));
209     else
210         ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
211     end if;
212 elsif ((instr (31 downto 26) = "000001")and(instr (20 downto 16)="00000")) then — BLTZ
213     internal_wb_flag <= '0';
214     b :=0;
215     if (a < b) then
216         offset := to_integer(signed(instr(15 downto 0)));
217         offset := offset * 4;
218         offset := offset + to_integer (signed(ip_in));
219         ip_out <= std_logic_vector(to_signed(offset,32));
220     else
221         ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
222     end if;
223 elsif ((instr (31 downto 26) = "000001")and(instr (20 downto 16)="10000")) then — BLTZAL
224     internal_wb_flag <= '1';
225     internal_writeback <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4,32));
226     b :=0;
227     if (a < b) then
228         offset := to_integer(signed(instr(15 downto 0)));
229         offset := offset * 4;
230         offset := offset + to_integer (signed(ip_in));
231         ip_out <= std_logic_vector(to_signed(offset,32));
232     else
233         ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
234     end if;
235 elsif (instr (31 downto 26) = "000101") then — BNE
236     internal_wb_flag <= '0';
237     if (a /= b) then
238         offset := to_integer(signed(instr(15 downto 0)));
239         offset := offset * 4;
240         offset := offset + to_integer (signed(ip_in));
241         ip_out <= std_logic_vector(to_signed(offset,32));
242     else
243         ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
244     end if;
245 else
246     ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));
247 end if;

```

```

248 end process;
250 imm_expand : process (instr) is
251 begin
252     imm <= std_logic_vector(to_signed(to_integer(signed (instr (15 downto 0))),32));
253 end process;
254 architecture;
256 -- FSM-signal-Howto:
257 --
258 -- regdest_mux:
259 -- 00: if instruction is of R-type
260 -- 01: if regdest must be set to 31 (JAL?)
261 -- 10: if instruction is of I-type
262 -- 11: NEVER EVER EVER!!!
263 --
264 -- regshift_mux:
265 -- 00: if instruction is of R-type
266 -- 01: if shift must be 16 (No idea which instruction uses that...)
267 -- 10: if you like non-deterministic behaviour
268 -- 11: if you love non-deterministic behaviour
269 --
270 -- enable_regs:
271 -- 1: if the writeback-stage just finished an R-type- or I-type-instruction (except for JR)
272 -- 0: if the writeback-stage just finished a J-type-instruction or JR

```

../src/vhdl/instruction_decode.vhd

```

-- 03.08.2015    Bahri Enis Demirtel    created
2
4 library IEEE;
5 use IEEE.std_logic_1164.ALL;
6
8 library IEEE;
9 use IEEE.STD_LOGIC_UNSIGNED.ALL;
10
12 library WORK;
13 use WORK.all;
14
16 entity instruction_fetch is
17 port(
18     clk : in std_logic;
19     rst : in std_logic;
20     PC : in std_logic_vector(31 downto 0);    --PC : in std_logic_vector(CPU_ADDR_WIDTH-1 downto 0);    --PC
21     InstrData : in std_logic_vector(31 downto 0);    --InstrData : in std_logic_vector(CPU_DATA_WIDTH-1 downto 0);    --
22     InstrData, Address information comes from Memory(32 bit)
23     --StallData : in std_logic;
24     IR : out std_logic_vector(31 downto 0);    --IR : out std_logic_vector(CPU_ADDR_WIDTH-1 downto 0);    --IR, Next PC
25     goes to Execution Stage(32 bit)
26     InstrAddr: out std_logic_vector(31 downto 0);    --InstrAddr: out std_logic_vector(CPU_ADDR_WIDTH-1 downto 0);    --InstrAddr
27     , PC goes to Memory(32 bit)
28     Instr : out std_logic_vector(31 downto 0) --Instr : out std_logic_vector(CPU_DATA_WIDTH-1 downto 0);    --Instr, Address
29     information from Memory goes to Instruction Decoder(32 bit)
30 );
31
32 end entity instruction_fetch;
33
34
36 architecture behavioral of instruction_fetch is
37
38 begin
39
40 process (rst, clk, PC, InstrData) is
41 begin
42     if(rst = '1') then
43         InstrAddr <= X"0000_0000";    --If reset comes PC goes to the beginning, its value is 0000_0000
44         IR <= X"0000_0000";    --If reset all coming signals are 0000_0000
45         Instr <= X"0000_0000";    --If reset all coming signals are 0000_0000
46     else
47         --elsif (rising_edge(clk)) then

```

```

54      --if(StallData='0') then
56          InstrAddr <= PC;          --We can the value of PC to the memory address
          IR <= PC + X"0000_0004"; --IR value is always PC+4;
          Instr <= InstrData;      --Instr value is always equal to InstrData value
60      end if;
62  end process ;
64 end architecture behavioral;

```

../src/vhdl/instruction_fetch.vhd

```

-- Revision history:
2 -- 03.08.2015 Carlos Minamisava Faria created
-- 03.08.2015 Carlos Minamisava Faria entity MemoryStage
4 -- 04.08.2015 Carlos Minamisava Faria architecture MemoryStage
-- 05.08.2015 Carlos Minamisava Faria first working version
6 -- 11.08.2015 Lukas Jaeger fixed a bug in memory access
library IEEE;
8 use IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
10
library WORK;
12 use WORK.all;
14
entity MemoryStage is
port(
16   clk: in std_logic;
   rst: in std_logic;
18
   aluResult_in: in std_logic_vector(31 downto 0); --CPU_DATA_WIDTH-1 downto 0); -- ALU results from Execution Stage
20
   data_in: in std_logic_vector(31 downto 0);--CPU_DATA_WIDTH-1 downto 0); -- Data from execution stage
22   -- Memory Read/Write decision comes from the FSS
   data_addr: out std_logic_vector(31 downto 0);--CPU_ADDR_WIDTH-1 downto 0); -- Memory address output for memory r/w
24   data_from_cpu: out std_logic_vector(31 downto 0);--CPU_DATA_WIDTH-1 downto 0); -- Memory data out.
   data_to_cpu: in std_logic_vector(31 downto 0);--CPU_DATA_WIDTH-1 downto 0); -- Read data from memory.
26
--not needed--   data_stall           : in std_logic;          -- data stall - cpu input
30   mux_decision: in std_logic;          -- FSS decision for writeback output. ALU results or memory data can be forwarded to
   writeback
32   writeback: out std_logic_vector( 31 downto 0);--CPU_DATA_WIDTH-1 downto 0); -- Data to send to next stage: Writeback
34   reg_dest_in: in std_logic_vector(4 downto 0);--CPU_REG_ADDR_WIDTH-1 downto 0);          -- k.A.
   reg_dest_out: out std_logic_vector(4 downto 0);--CPU_REG_ADDR_WIDTH-1 downto 0));          -- k.A.
36 end entity MemoryStage;
38
architecture behavioral of MemoryStage is
--   signal memory_buffer: std_logic_vector(31 downto 0);--CPU_DATA_WIDTH-1 downto 0);
40   begin
42     -- Data address and data are always routed out.
     data_addr <= aluResult_in;
     data_from_cpu <= data_in;
44
     -- reg_dest is forwarded
     reg_dest_out <= reg_dest_in;
46
48     output: process (rst, aluResult_in, data_in, data_to_cpu, mux_decision, reg_dest_in) is
     begin
         if (rst='1') then -- reset condition
50             writeback <= x"00_00_00_00";
52         else
54             if (mux_decision = '0') then -- mux_decision choses between the two possible outputs: the result from ALU of the read
memory
                 writeback <= aluResult_in; -- output is the aluResult_in
56             else
                 writeback <= data_to_cpu; -- output is the memory_buffer, which carries the memory read value.
58             end if;
59         end if;
60     end process output;
62 end architecture behavioral;
64
66 -- FSM-signal-Howto:
--
68 -- mux_decision:

```

— 0: to forward aluResult
70 — 1: to forward memory data

../src/vhdl/mem_stage.vhd

```
1  — 03.08.2015    Bahri Enis Demirtel    created
3
5  library IEEE;
   use IEEE.std_logic_1164.ALL;
7
9  entity write_back is
   port(
11  clk : in std_logic;
    rst : in std_logic;
13  writeback_in : in std_logic_vector(31 downto 0); — : in std_logic_vector(CPU_ADDR_WIDTH-1 downto 0);
    regdest_in : in std_logic_vector(4 downto 0); — : in std_logic_vector(CPU_REG_ADDR_WIDTH-1 downto 0);
15  writeback_out : out std_logic_vector(31 downto 0); — :out std_logic_vector(CPU_ADDR_WIDTH-1 downto 0);
    regdest_out : out std_logic_vector(4 downto 0) — : out std_logic_vector(CPU_REG_ADDR_WIDTH-1 downto 0)
17  );
19
21  end entity write_back;
23
25  architecture behavioral of write_back is
   begin
27  process (rst, clk, writeback_in, regdest_in) is
    begin
29      if(rst = '1') then
31          writeback_out <= x"0000_0000";
33          regdest_out <= b"00000";
35
37          else
39              writeback_out <= writeback_in;
              regdest_out <= regdest_in;
41          end if;
43      end process ;
   end architecture behavioral;
```

../src/vhdl/write_back.vhd