MIPS 1 in VHDL

HDL Lab - SS 2015

Bahri Enis Demirtel, Carlos Minamisava Faria, Lukas Jäger, Patrick Appenheimer



Fachbereich Elektrotechnik und Informationstechnik Fachgebiet Integrated Electronic Systems Lab

Contents

1.	Introduction	1
	1.1. Task	1
2.	Design	2
	2.1. ALU	3
	2.2. Datapath	3
	2.2.1. Instruction fetch	4
	2.2.2. Instruction decode	4
	2.2.3. Execution	6
	2.2.4. Memory Stage	6
	2.2.5. Write-back	6
	2.3. Controlpath	6
	2.3.1. Decoder for the instruction-fetch- and instruction-decode-stage	7
	2.3.2. Decoder for the execution-stage	7
	2.3.3. Decoder for the memory stage	8
	2.3.4. Decoder for the writeback stage	8
3.	Evaluation	9
4.	Synthesis	10
5.	Conclusion	11
6.	Bibliography	12
Δ	Code	13

i

1 Introduction

In the HDL Lab is a practical exercise of a hardware description language implementation. This semester the task is the implementation of a MIPS I microcontroller in vhdl. A requirement to this laboratory is the lecture HDL: Verilog and VHDL by Prof. Dr.-Ing. Klaus Hofmann.

MIPS is an acronym for Microprocessor without interlocked pipeline stages. The MIPS instruction set is a reduced instruction set computer (RISC). There are available references for 32 and 64-bit with many revisions.

MIPS was developed in the 80s with the intent to take fully advantage of pipelines. Nowadays this instruction set and structure is often used as an hdl first project. Commercially it is used embedded systems such as Windows CE devices, routers, residential gateways and video consoles such as Nintendo 64, Sony PlayStation, PlayStation 2 and PlayStation Portable.

1.1 Task

The objective is to design, implement, synthesize and test a MIPS-I specified processor core on FPGA. The hardware description language is VHDL and the target technology is a Virtex5 from Xilinx. The synthesized microcontroller must be able to run at 50 MHz with a desirable frequency of 200 MHz. The microcontroller must use a pipeline of a minimum of 2 and maximum of 6 stages. The following subcomponents are mandatory: ALU, data-path and control-path.

A counter test program shall run on the synthesized microcontroller, outputting the counter value to eight LEDs on the FPGA board.

2 Design

This chapter describes the design of a MIPS 1 microcontroller. A microcontroller consists mostly of a processor core, memory and programmable inputs/outputs peripherals. This design implementation focus only on the processor core design.

This laboratory requires a microcontroller structure of at least a CPU containing a controlpath, datapath and an ALU. The created design uses this base with a 5-staged pipeline. The CPU interacts with two external memories and has also a clock and a reset input. All of which are considered external to this design. The CPU is divided in two base components: a control and a datapath block, as shown in Figure 2.1.




Figure 2.1.: Datapath pipeline

In the datapath there is the pipeline made of five blocks: instruction fetch (IF), instruction decode (ID), execution (EX), memory stage (Me) and writeback (WB).

The following sections describe the central component ALU and the two base components: datapath and controlpath. The cpu components structure is shown in Figure 2.2:




Figure 2.2.: CPU component structure

2.1 ALU

This section describes the ALU (arithmetic logic unit). The implementation of the ALU has three parallel data buses consisting of two 32bit input operands and a 32bit result output. Furthermore, there is an 6bit input for the opcode. The ALU can perform 7 operations: add, sub, and, or, sll, slt and interconnect one of the two inputs to the result output. Additionally, there is an zero output flag if the operation results in zero.




Figure 2.3.: ALU

2.2 Datapath

This section describes the data-path and its internal elements. The data-path is the component that connects the pipeline components within itself as well as with CPU inputs and outputs and the control-path.

This MIPS implementation works with a 5 stage pipeline in order to achieve a fast clock. The data-path consists of instruction fetch, instruction decode, execution, memory stage and write-back. The data-path controls the information flow from one pipeline stage to the next with registers. These writing process occur on the positive edge of the clock when the pipeline stage input from the control-path, so that the registers forwards information synchronously. The data-path forwards the control-path signals asynchronously, contrary to the pipeline to pipeline signals.




Figure 2.4.: Data-path pipeline

The program counter (PC) is programmed into the data-path. Its function is the store the current program address, which is mostly counted up. It has a multiplexer controlled by the control-path to

choose the input. The two possible inputs are to count up (PC+4) from instruction fetch and the jump or branch from instruction decode. The control-path chooses always the instruction decode input in the case of jump or branch.

The following subsections describe the pipeline components as well as its functions and IOs.

2.2.1 Instruction fetch

This first block of the pipeline is the instruction fetch. The main task of this block is to fetch the next instruction and relay it to the pipeline.

The program counter is a 32-bit input, which is directly outputted as instruction address to fetch an instruction. The instruction fetch inputs the program memory's instruction data, with the 32-bit instruction. This value is directly forwarded to the pipeline. The memory word is one byte long, but each instruction read operation retrieves four bytes or the 32-bit word.

The program counter is also incremented by four, because the used memory is 8-bit long, pointing to the next valid instruction. This incremented value is given back to PC.

2.2.2 Instruction decode

The second block of the pipeline if the instruction decode. Its main tasks are to divide the instruction into its pieces, manage the register file and manage branches.

The main input is the instruction from the instruction fetch stage. This instruction is 32-bit long and can be of three types. These are shown in Table 2.1 [1].

		-715					
Type	format (bits)						
R	opcode (6)	rs (5)	rt (5)	rd (5)	shat (5)	funct (6)	
I	opcode (6)	rs (5)	rt (5)	iı	immediate (16)		
J	opcode (6)			address (26)			

Table 2.1.: MIPS instruction types

The **opcode** indicates the operation or arithmetic family of operations. Opcode equals zero are the R-type operations. The field **funct** provides an specific operation. **rs**, **rt** and **rd** provide sources or destinations register addresses. **shamt** indicates the shift amount for shift operations. **immediate** carries a relative address or constant, which is zero or sign extended to 32-bits. **address** is an absolute address.

The main outputs are register A, register B, shift, regdest, immediate and IP. Other than IP, all outputs depend on the instruction decoding. Register A contains always the value that is contained in the register given by the source register field (instruction's sub-vector 25-21). Register B likewise always contains the value of the register given by the R-type-instruction's field for the target register (instruction's sub-vector 20-16). Immediate always contains the lower half of the instruction with a signed extension.

Regdest has to be chosen by the control path. It can be either the target register field or the R-type's destination register field or 31, which was originally implemented for jump-and-link- or branch-and-link-instructions, but rendered pointless by the more complex branch logic and write-back functionality for register 31. Shift also must be chosen by the control path. It can be set to the R-type-instruction's shift-field, to 16 or to 0.

The execution stage chooses the signals necessary for an operation using two multiplexers so if any output yields a nonsensical value is is simply not used.

Register File

The register file is a set of 32 general purpose 32-bit registers. These have the advantage, comparing to the ram memory, that they can always be accessed within one clock cycle. The access to these registers is made with five bits, which allows multiple registers to be referenced per instruction. All loaded memory values are stored in a register for later use.

The registers are numbered from \$0 through \$31. There is also a convention for using these registers, which must be enforced by assembly language and follow Table 2.2 [2]:

Register Number Conventional Name Usage \$0 Hard-wired to 0 \$zero \$1 Reserved for pseudo-instructions \$at \$2 -\$3 \$v0, \$v1 Return values from functions \$4 - \$7 \$a0 - \$a3 Arguments for functions - not preserved by subprograms \$8 - \$15 \$t0 - \$t7 Temporary data, not preserved by subprograms \$16 - \$23 \$s0 - \$s7 Saved registers, preserved by subprograms \$24 - \$25 \$t8 - \$t9 More temporary registers, nor preserved by subprograms \$26 - \$27 \$k0 - \$k1 Reserved for kernel. Dot not use. \$28 Global Area Pointer (base of global data segment) \$gp \$29 \$gp Stack pointer \$30 Frame Pointer \$sp \$31 Return Address \$ra

Table 2.2.: MIPS registers

This implementation of MIPS does not have a FPU. In case of FPUs another 32 32-bit register set is used.

The register file is written on the clock's negative edge with write-back information. The register file require a 5-bit destination register address and the 32-bit word to be written into the register. Additionally there is the possibility to write to register 31. On every rising clock cycle, an internal write-back flag is checked. If it was set by another process, the value of the internal write-back register is copied to register 31. This bypasses some pipeline stages, but makes control path design a little easier.

Branch Logic

The branch and jump instructions require just one clock between instruction fetch and the jump itself. Due to this constrain, there is the need of a branch logic inside the instruction decode part. The output of this operation is the next instruction address for PC.

On the jump command, PC will receive the jump value. In case of a branch, PC will receive either the branch value or PC+4, depending on the instruction decode decision. This behavior allows for the control-path always to activate the instruction decode input in cases of jumps and branches. If a Jump-and-link- or a branch-and-link-instruction is detected, the branch logic writes the last program counter to the internal write-back register and sets the internal write-back flag to 1 to signal a necessary copy operation to the register bank. It evaluates the flag and treats the internal write-back register as described above.

Forwarding

Often calculated or memory read values are used in the following instructions. Due to the pipeline, the values are not ready in the register file, causing a data hazard. In order to avoid this conflict a data forwarding system is integrated. The data forwarding provide separated inputs for the 5-bit destination register address and the 32-bit word for the ALU, memory stage and write-back. If the destination register address in one of this stages is equal to an address used in the current instruction decode phase, the value of the register bank is replaced by a forwarded value. The forwarding system takes care to always use the most recent value. For example, if both write-back and execution stage contain the same destination address, the execution stage's value is forwarded because the value that has to be written to that destination register was changed by the instruction in the execution stage after it was changed by the instruction in the execution stage is the most recent.

2.2.3 Execution

This stage of the pipeline takes care of the actual mathematical operations. It provides two main multiplexers, one for each value input of the ALU. The inputs of the first multiplexer are the zero padded shift input, the number four (32-bit) and the register A from instruction decode. The second multiplexer provides register B, the immediate value and IP as inputs.

Both multiplexers are controlled by the control-path.

2.2.4 Memory Stage

The memory stage is the fourth block of the pipeline and has the main task of fetch or save in the memory. For memory operations the execution stage outputs two 32-bit values: aluResult_in, which works as the memory address, and data_in, which is data to be written in the memory. On read operations, the data_to_cpu input delivers the 32-bit memory value.

This stage has one multiplexer choosing the pipeline stage output from aluResult in or data to cpu.

2.2.5 Write-back

This write-back stage is the fifth and last stage of the pipeline. Its main task is just to hold the calculated values, as well as the values read from the memory so they can be written the register file.

2.3 Controlpath

The control path is not designed as a finite state machine. Due to its simplicity we chose an approach that is closer to the pipelined structure of the MIPS-Architecture. The control path is built around a 32-bit wide 4-deep shift register. When the memory returns the instruction to the instruction-decode-stage of the datapath, it is also fed into the shift register and propagates in the following clock cycles. To the stages of this shift register we attached a decoder that produces control signals for one stage of our datapath. Each stage of the shift register matches exactly one stage of the datapath, except for the first controller stage which handles instruction fetch and instruction decode. The second stage returns the control signals for the execution stage, the third stage is mapped to the memory stage and the fourth stage controls the datapath's writeback stage. In case of any stalls the propagation of the instructions through the shift register is halted.




Figure 2.5.: Control path

2.3.1 Decoder for the instruction-fetch- and instruction-decode-stage

The decoder attatched to the first stage of the shift register distinguishes between the opcodes of the given instruction to determine the control signals. If the opcode is 000000, an R-type-instruction is assumed and the instruction-decode-stage's destination register control signal is set to 0 to use the R-type destination register. The shift multiplexor is set to 0 as well to use the R-type-instructions shift field. For the settings of the pc's multiplexor in the instruction-fetch-stage, the other bits of the instruction are evaluated. If they make the instruction a Jump-Register-instruction, the signal is set to 1 so that the new program counter calculated by the branch logic is used instead of the previous value incremented by 4. In every other case, this multiplexor's control signal is set to zero because all other R-type-instructions do not modify the program counter.

All non-R-type-instructions are treated as I-type-instructions by the decoder. This means, that the control signal for the shift-multiplexor is set to 0 for all instructions except the LUI-Instruction, which needs a shift of 16. Therefore, the signal is set to 1. A more complex decision has to be made for the program counter multiplexor. All instructions that influence the program's control flow (Branch- and Jump-Instructions) produce an output of 1, all other instructions return 0 and the program counter is incremented by 4. The multiplexor for the destination register is always set to 2 to use the I-type-instruction destination field. This is again ignored, when a J-type-instruction reaches the further stages, so no damage is done.

2.3.2 Decoder for the execution-stage

The decoder for the execution stage has to set the signals that select the operands of the operation to be executed and set the kind of operation the ALU has to perform. Since the instruction's opcode is in hardly any way connected to the executed operation, the decoder logic is a little more difficult. It groups all operations of the example code that perform an addition of a register's value to the immediate value of the instruction (ADDIU, LW, SW, SB, LBU) and sets the control signals to 2 for the ALU's a-operand, 1 to forward the immediate field to the ALU and the ALU's operation code itself is set to 20 for addition. For the LUI-instruction, the ALU's a-operand-multiplexor is set to 0 for a shift of 16, the b-operand-multiplexor is set to 1 for the immediate-field and the ALU itself is perfoming the shift operation. All other immediate-operations get the a-operand-multiplexor set to 2, b set to 1 and the ALU operation code set according to the instruction. The only supported R-type operation, SLT gets a set to 2, b set to 0 and the ALU set for set-less-than-operations. All other R-Type instructions are treated like NOOP-instructions:

A set to 2, b set to 0 and the ALU-operation set to a left-shift. Although the datapath would be able to support more operations, the datapath is limited to the described instructions and has to be expanded for a full MIPS instruction set.

2.3.3 Decoder for the memory stage

The memory stage's decoder is more simple than the execution stage's decoder. It just has to evaluate whether the instruction is a store-instruction, a load-instruction or any other instruction. In case of a load instruction the multiplexor signal for the memory access has to be set to 1 to let the result of the memory access get to the writeback stage. In all other cases, this signal is set to 0 to just forward the signal coming from the execution stage. The read or write masks are set according to the instruction stored in the shift register stage. A SW-instruction for example produces an output of F for the write mask and an LBU-instruction returns a read mask of 1. All other instructions have read and write masks of 0.

2.3.4 Decoder for the writeback stage

The decoder for the writeback stage is the simplest of the whole controller because it controls just one signal that enables the register bank. It distinguishes between the commands that write back to the register bank bank (currently supported: LUI, ADDIU, LW, LBU, SLTI, SLT, ANDI, ORI) and sets the <code>enable_regs-signal</code> to for them, and the other instructions, where the register bank is disabled by setting the signal to zero.

3 Evaluation

The CPU evaluation is done with Modelsim from MentorGraphics. The simulations provide a timed analysis of the code. It provides information about the timing relations and allows for bug identification still in a simulation environment, without the need of a complete synthesis and programming of the FPGA. This is a powerful tool to speed up the development process evaluating the design in an early stage.

Individual test-benches test each separate CPU components on all hierarchical levels up to the complete CPU. All component's simulation passed, including the complete CPU with a simulated perfect memory. Furthermore the simulation with a simulated real memory passed. The tests prove the complete implementation up to real conflict cases of instruction and data access stalls.

For the implementation on the FPGA a hdllab code was prepared with the CPU, memory, UART and pll components as well as LEDs, clock and reset interface with the FPGA already integrated, as shown in Figure 3.1. The CPU passed this simulation with the counter program, outputting the counter value to the LEDs output.




Figure 3.1.: CPU component structure

The evaluation phase was successful, proving exhaustively the correct behavior of each component separately and as a piece of the whole CPU. The functional test of a counter program serve also as a prove of concept.

4 Synthesis

The design was synthesized using the Xilinx ISE suite and the *hdllab* configuration. The target device for synthesis is a Xilinx Virtex-5 FPGA. Since MIPS is a rather compact architecture, the target FPGA provides a lot of programmable resources and a clock frequency of 50 MHz is a mandatory requirement, we opted for the design strategy that promised the highest maximum clock frequency and did not care much about the used space. However a comparison to the results of the balanced synthesis strategy showed no significant differences.

The synthesis result can be operated with a clock frequency up to 73.27 MHz and thus with a minimal clock period of 13.65 ns, so the frequency requirements to the project can be fulfilled. The maximum delay is caused by the instruction decode stage, which is the most complex part of the processor and it is not surprising that it is limiting the maximum frequency of the whole design. The minimum input arrival time of the design is 9.82 ns, the maximum output time required after clock cycle is 3.27 ns and the maximum combinatorial path delay is 1.15 ns.

Although the resource usage was not an optimization goal, the synthesis result is rather compact. It uses 3579 slice registers and 4090 slice look-up-tables, which is 7% of the FPGA's total available slice registers and 9% of the look-up-tables. Combined, 7281 logic slices are used by the design. 388 of these slices are fully used, 3702 of them contain an unused flip-flop and 3191 contain an unused look-up-table. This means that 95% of the used slices are not fully utilized. An area-optimizing synthesis strategy could improve this rather bad utilization percentage values but the design still takes only 16 % of the available logic slices on the FPGA so there is no urgent reason to shrink the size of the result at the cost of making it slower. In fact, our design could surely be used on a more low-end FPGA at about the same speed. On the other hand the free space on the Virtex-5 FPGA could easily be used to build a MIPS-based System-on-chip on top of our project. Of course for full MIPS compatibility the control path and the ALU have to be expanded, but there is plenty of space for it.

13 IO ports of the FPGA are used. That makes eight for the LEDs, two for UART, two more for the clock and one for the reset. Of the available 640 IOBs, the 13 used ones make only 2%.

The synthesis result was tested with the original counter assembler code, waiting 16 clock cycles before the memory cell is incremented by one. The UART-interface was compiled with the frequency parameter configured for 50 MHz to meet the actual board's clock frequency and the *hdllab*-project uses the given memory for FPGAs, not the memory used for simulation. The LEDs flashed as they were supposed to be but 16 clock cycles are to fast for a human eye to detect, so we used an attached oscilloscope to test for the correct blinking sequence. The counter version that should make the LEDs blink perceivably for the human eye however did not work. We suppose that this modified counter contains MIPS-instructions that are somehow not supported by our implementation. Although we searched for new instructions and added code to the controller (the datapath should be able to process any MIPS-instruction and needs no further modification) to process them, the example did not make the LEDs blink. But since the requirement to run the original counter was fulfilled and the time was pressing, no further efforts were made to make this functionality possible.

5 Conclusion

In this laboratory a 32-bit MIPS I CPU with restricted instruction set is successfully designed in vhdl, implemented, synthesized and test a MIPS-I specified processor core on FPGA. The required components of ALU, data-path and control-path are present. The implementation on the FPGA passed a functional test with the counter sample program, running at the desired speed of 50 MHz and blinking the LEDs with the 8-bit counter value.

The CPU design comprises a control-path and a data-path with five pipeline stages. Each component was designed and simulated separately and together up to as a complete CPU. The simulations in Modelsim included test cases for a perfect memory and a real one with instruction and data stalls. The simulation of a functional test with the program counter passed outputting the counter value as an 8-bit LED array.

The synthesis is done with Xilinx ISE for the FPGA Virtex5. With configurations for the fastest clock, the synthesis reports a maximum running frequency of over 70 MHz. The clock configuration for the on board test is set at 50 MHz. The synthesized code passes the functional test with the counter program on the Virtex5. This counter uses the planned instruction set.

This work shows an implementation of a restricted MIPS instruction set. The expansion of this instructions is expected to lead to a full MIPS 32-bit compliant microcontroller.

6 Bibliography

- [1] MIPS Technologies Inc. MIPS32TM Architecture For Programmers Volume I: Introduction to the MIPS32TM Architecture. 2001.
- [2] Jason W. Bacon. Computer science 315 lecture notes, 2011.

A Code

```
- revision history:
    - 06.07.2015
                         Alex Schoenberger
                                                    created
    - 04.08.2015
                         Patrick Appenheimer
                                                   added entity and architecture behave
                                                    bugfixes
    - 05.08.2015
                         Patrick Appenheimer
    - 05.08.2015
                         Patrick Appenheimer
                                                   subu, and, or added
    - 10.08.2015
                         Patrick Appenheimer
                                                   shift, slt added
   library IEEE;
      use IEEE.std logic 1164.ALL;
      USE IEEE.numeric_std.ALL;
11
    library WORK;
13
      use WORK. all;
    — — ALU FUNCTION CODES: — —
    -- ADD ==> 10_0000
-- SUB ==> 10_0010
17
    -- AND ==> 10 0100
    -- OR ==> 10_{0101}
     - result <= reg_a ==> 00_0001
21
    -- result <= reg_b ==> 00_0010
    \rightarrow shift \Longrightarrow 00_0100
    -- slt ==> 00_1000
2.3
   entity alu is
25
27
        port (
                                        : in std_logic_vector(31 downto 0);
          in_a
29
           in_b
                                        : in std_logic_vector(31 downto 0);
           function\_code
                                        : in std_logic_vector(5 downto 0);
31
           result
                                        : out std_logic_vector(31 downto 0);
          zero
                                        : out std_logic_vector(0 downto 0)
33
        ):
35
   end entity alu;
37
    architecture behave of alu is
39
      process(in_a, in_b, function_code)
      — declaration of variables
      variable a_uns : std_logic_vector(31 downto 0);
variable b_uns : std_logic_vector(31 downto 0);
variable r_uns : std_logic_vector(31 downto 0);
variable z_uns : std_logic_vector(0 downto 0);
41
43
45
          - initialize values
        a_uns := in_a;
b_uns := in_b;
47
        r_uns := (others => '0');
49
        z_uns := b"0";
51
         - select operation
        case function_code is
53
          add
        when b"10_0000" =>
55
        r\_uns \ := \ std\_logic\_vector(unsigned(a\_uns) \ + \ unsigned(b\_uns));
          - sub
        when b"10 0010" =>
57
        r\_uns \ := \ \ \overset{-}{std}\_logic\_vector(unsigned(a\_uns) \ - \ unsigned(b\_uns));
59
          – and
        when b"10_0100" =>
61
        r_uns := in_a and in_b;—std_logic_vector(unsigned(a_uns) AND unsigned(b_uns));
        — or
        when b"10_0101" =>
63
        r_uns := std_logic_vector(unsigned(a_uns) OR unsigned(b_uns));
--- out <= a</pre>
65
        when b"00 0001" =>
67
        r_uns := a_uns;
           - out <= b
69
        when b"00 0010" =>
        r_uns := \overline{b}_uns;
71
        - shift
        when b"00_0100" =>
        r\_uns \ := \ std\_logic\_vector(SHIFT\_LEFT(unsigned(b\_uns),to\_integer(unsigned(a\_uns))));
73
        when b"00_1000" =>
```

```
if (to_integer(signed(a_uns)) < to_integer(signed(b_uns))) then</pre>
          r_{uns} := x"0000_0001";
        end if;
79
        - others
        when others \Rightarrow r_uns := (others \Rightarrow 'X');
81
        end case;
        if r uns = x"0000 0000" then
        z_uns := b"1";
83
        else
        z_uns := b"0";
85
        end if;
87
        - assign variables to output signals
        result <= r_uns;
89
        zero <= std_logic_vector(unsigned(z_uns));</pre>
   end process;
91
   end architecture behave;
```

../src/vhdl/alu.vhd

```
- Revision history:
      2015-08-12
                          Lukas Jaeger
                                                 created
    library IEEE;
   use IEEE.std_logic_1164.all;
   use IEEE.numeric_std.all;
   library WORK;
   use WORK. all;
    entity control_pipeline is
        port (
13
          clk
                                     : in std_logic;
                                     : in std_logic;
          rst
                              : out std_logic_vector(3 downto 0);
: out std_logic_vector(3 downto 0);
15
          rd mask
          wr mask
                                : in std_logic;
: in std_logic;
          instr\_stall
17
          data_stall
19
          instr_in
                                     : in std_logic_vector(31 downto 0);
          alu_op
                                 : out std_logic_vector(5 downto 0);
21
          exc_mux1
                                    : out std_logic_vector(1 downto 0);
                            : out std_logic_vector(1 downto 0);
: in std_logic_vector(0 downto 0);
          exc_mux2
23
          exc_alu_zero
                             : out std_logic;
: out std_logic_vector (1 downto 0);
: out std_logic_vector (1 downto 0);
          memstg mux
25
          id regdest mux
          id regshift mux
27
          id_enable_regs
                              : out std_logic;
          in_mux_pc
                                      : out std_logic;
29
          stage_control
                           : out std_logic_vector (4 downto 0)
31
   end entity control_pipeline;
33
   architecture behavioural of control_pipeline is
        signal instr 1, instr 2, instr 3, instr 4: std logic vector (31 downto 0);
35
37
        pipeline: process(clk, rst) is
39
        begin
                 if (rst = '1') then
                          instr_1 <= x"00000000";
instr_2 <= x"00000000";
41
                           instr_3 <= x"00000000;
43
                           instr_4 <= x"00000000;
45
                           stage_control <= "11111";
                 elsif (rising_edge(clk)) then
                          instr_1 <= instr_in;
instr_2 <= instr_1;
instr_3 <= instr_2;</pre>
47
49
                          instr_4 <= instr_3;
                 end if;
51
        end process;
53
        id: \ process \ (instr\_1) \ is
        begin
                 if (instr 1(31 downto 26) = "000000") then — R-type instructions
                          id regdest mux <= "00";
57
                          id_regshift_mux <= "00";
                           if (instr_1(20 downto 0) = "00000000000000000000") then — JR-instruction
                                   in_mux_pc <= '1';
61
                           else
                                   in_mux_pc \le '0';
                          end if:
63
                          - I-Type- and J-Type instructions. They can go together, because nobody cares about
                 else
65
                          — the alu-result of a J-Type, so it does not matter, which value is yielded to ex
                          id_regdest_mux <= "10";</pre>
```

```
if (instr_1(31 downto 26) = "001111") then — LUI needs a shift
 67
                                      id_regshift_mux <= "01";
                                      in_mux_pc <= '0';
 69
                            elsif ((instr_1(31 downto 26) = "000010") — J
                                 or (instr_1 (31 downto 26) = "000011") — JAL
or (instr_1 (31 downto 26) = "011101") — JALX
 71
                                 or (instr_1 (31 downto 26) = "000100") — BEQ
or (instr_1 (31 downto 26) = "000001") — BGEZ
 73
 75
                                 or (instr_1 (31 downto 26) = "000111") --- BGTZ
                                 or (instr_1 (31 downto 26) = "000110") — BLEZ
                                 or (instr_1 (31 downto 26) = "000101") --- BEQZ
                                 ) then
 79
                                     id_regshift_mux <= "00";
                                     in_mux_pc <= '1';</pre>
 81
                                 else.
                                     id regshift mux <= "00";
                                     in_mux_pc <= '0';
 83
                            end if;
                  end if;
 85
 87
         end process;
 89
         ex: process (instr 2) is
         begin
                   if (instr_2 (31 downto 26) = "001111") then —LUI
 91
                            exc_mux1 <= "00";
exc_mux2 <= "01";
 93
                   alu_op <="000100";
elsif ((instr_2 (31 downto 26) = "001001") —ADDIU
 95
                        or (instr_2 (31 downto 26) = "100011") —LW
                        or (instr_2 (31 downto 26) = "101011") —SW
 97
                       or (instr_2 (31 downto 26) = "101000") —SB
                       or (instr_2 (31 downto 26) = "100100") —LBU
 99
                        ) then
101
                            exc_mux1 <="10";
                            exc\_mux2 <= "01"
                   alu_op <="100000";
elsif (instr_2 (31 downto 26) = "001010") then —SLTI
103
105
                            exc_mux1 \le "10";
                            exc mux2 <="01";
107
                            alu op <="001000";
                   elsif (instr_2 (31 downto 26) = "001100") then —ANDI
109
                            exc_mux1 <="10";
                            exc_mux2 <="01";
                            alu_op <= "100100";
111
                   else — if (instr_2 (31 downto 26) = "000000") then — NOP and other R-types and Ops, where the result does not matter
113
                            exc mux1 <= "10";
                            exc mux2 <= "00"
                            alu op <= "000100";
115
                  end if;
117
         end process;
119
         mem: process (instr_3) is
         begin
                   if (instr_3 (31 downto 26) = "100011") then —LW
121
                            memstg_mux <= '1';
                            rd mask <= "1111";
123
                            wr_mask <= "0000";
125
                   elsif (instr_3 (31 downto 26) = "100100") then —LBU
                            memstg_mux <= '1';
127
                            rd_mask <= "0001";
                            wr_mask <= "0000";
                   elsif (instr 3 (31 downto 26) = "101011") then —SW
                            memstg mux <= '0':
                            rd mask <= "0000";
131
                            wr_mask <= "1111";
                   elsif (instr_3 (31 downto 26) = "101000") then —SB
                            memstg_mux <= '0';
                            rd_mask <= "0000";
135
                            wr_mask <= "0001";
                   else.
                            memstg mux <= '0';
                            rd_mask <= "0000";
wr_mask <= "0000";
139
                  end if;
141
         end process;
143
         wb: process (instr_4) is
145
         begin
                   if ((instr 4 (31 downto 26) = "001111") or -
                   (instr_4 (31 downto 26) = "001001") or —ADDIU
147
                  (instr_4 (31 downto 26) = "100011") or —ADDI
(instr_4 (31 downto 26) = "100100") or —LBU
(instr_4 (31 downto 26) = "001010") or —SLTI
(instr_4 (31 downto 26) = "001100") —ANDI
149
151
                  ) then
```

```
153
                           id_enable_regs <= '1';</pre>
155
                           id_enable_regs <= '0';</pre>
                  end if:
157
         end process;
         stall: process (data_stall, instr_stall) is
         begin
161
                  if (data_stall = '1' or instr_stall = '1') then
                           __stage_control <= "00000";
163
                           stage_control <= "11111";</pre>
165
                  end if:
         end process;
167
     end architecture;
```

../src/vhdl/control_pipeline.vhd

```
- revision history:
       06.07.2015
                        Alex Schoenberger
                                                  created
     - 10.08.2015
                        Patrick Appenheimer
                                                  entity
                        Patrick Appenheimer
    - 11.08.2015
                                                 main fsm
    - 11.08.2015
                        Patrick Appenheimer
                                                 5 instr fsm
    — 12 08 2015
                        Patrick Appenheimer
                                                 minor changes
     - 14 08 2015
                     Patrick Appenheimer
                                               stall logic changed
   library IEEE;
     use IEEE.std_logic_1164.ALL;
     USE IEEE.numeric_std.ALL;
12
   library WORK;
     use WORK. all:
14
16
   entity cpu control is
     port (
18
          clk
                                     : in std_logic;
                                     : in std_logic;
          rst
20
          rd_mask
                                : out std_logic_vector(3 downto 0);
          wr_mask
                              : out std_logic_vector(3 downto 0);
22
          instr_stall
                                : in std_logic;
          data_stall
                                : in std_logic;
                                : in std_logic_vector(31 downto 0);

: out std_logic_vector(5 downto 0);

: out std_logic_vector(1 downto 0);

: out std_logic_vector(1 downto 0);
24
          instr in
          alu_op
          exc mux1
26
          exc_mux2
28
                            : in std_logic_vector(0 downto 0);
          memstg_mux
                                : out std_logic;
30
          id_regdest_mux
                                 : out std_logic_vector (1 downto 0);
                                    : out std_logic_vector (1 downto 0);
          id_regshift_mux
          id_enable_regs
                              : out std_logic;
                                     : out std logic;
          in mux pc
          stage_control
34
                            : out std logic vector (4 downto 0)
36
    end entity cpu_control;
38
   architecture \ structure\_cpu\_control \ of \ cpu\_control \ is
40
                      : std_logic_vector(4 downto 0) := b"00000";
: std_logic_vector(4 downto 0) := b"00001";
     constant s0
     constant s1
                      : std_logic_vector(4 downto 0) := b"00010";
      constant s2
      constant s3
                      : std_logic_vector(4 downto 0) := b"00011";
      constant s4
                      : std_logic_vector(4 downto 0) := b"00100";
46
      constant sX
                      : std_logic_vector(4 downto 0) := b"11111";
     signal instr1
                              : std_logic_vector(31 downto 0);
48
                              : std_logic_vector(31 downto 0);
     signal instr2
     signal instr3
                              : std_logic_vector(31 downto 0);
                              : std_logic_vector(31 downto 0);
     signal instr4
52
      signal instr5
                               : std_logic_vector(31 downto 0);
54
     signal currentstate1
                                      : std_logic_vector(4 downto 0);
     signal currentstate2
                                      : std_logic_vector(4 downto 0);
                                      : std_logic_vector(4 downto 0);
: std_logic_vector(4 downto 0);
56
     signal currentstate3
     signal currentstate4
58
     signal currentstate5
                                      : std_logic_vector(4 downto 0);
                                   : std_logic_vector(4 downto 0);
     signal nextstate2
                                   : std_logic_vector(4 downto 0);
62
     signal nextstate3
                                   : std_logic_vector(4 downto 0);
                                   : std_logic_vector(4 downto 0);
     signal nextstate4
64
     signal nextstate5
                                   : std logic vector(4 downto 0);
     signal output_buffer1 : std_logic_vector(29 downto 0);
```

```
signal output_buffer2 : std_logic_vector(29 downto 0);
signal output_buffer3 : std_logic_vector(29 downto 0);
signal output_buffer4 : std_logic_vector(29 downto 0);
 70
       signal output_buffer5 : std_logic_vector(29 downto 0);
 72
       signal busy1
                              : std_logic;
                             : std_logic;
: std_logic;
       signal busy2
       signal busy3
       signal busy4
                              : std_logic;
 76
       signal busy5
                              : std_logic;
 78
       signal go1
                           : std_logic;
       signal go2
                           : std_logic;
80
       signal go3
                           : std_logic;
                           : std logic;
       signal go4
82
       signal go5
                           : std_logic;
       signal currentstate : std_logic_vector(4 downto 0);
signal nextstate : std_logic_vector(4 downto 0);
86
       signal stall
                          : std_logic := '0';
88
     begin
90
       fsm1: entity work.fsm(behavioral) port map(clk, rst, instr1, stall,
       currentstate1, nextstate1, output_buffer1, busy1, go1);
       fsm2: entity work.fsm(behavioral) port map(clk, rst, instr2, stall,
94
       currentstate2, nextstate2, output_buffer2, busy2, go2);
       fsm3: entity work.fsm(behavioral) port map(clk, rst, instr3, stall, currentstate3, nextstate3, output_buffer3, busy3, go3); fsm4: entity work.fsm(behavioral) port map(clk, rst, instr4, stall, currentstate4, nextstate4, output_buffer4, busy4, go4);
96
98
       fsm5: entity work.fsm(behavioral) port map(clk, rst, instr5, stall,
100
       currentstate5 , nextstate5 , output_buffer5 , busy5 , go5);
       ---stage_control (1 downto 0) <= b"11";
     stall_ctrl: process(instr_stall, data_stall)
104
    begin
       if ((instr_stall = '0') and (data_stall = '0')) then
106
          stall <= '0';
108
         stall <= '1';
       end if;
     end process;
112
     state_encode: process(currentstate, busy1, busy2, busy3, busy4, busy5)
114
       begin
         case currentstate is
116
            when sX =>
            if (busy1 = '0') then
118
                 nextstate <= s0;
            nextstate <= sX;
end if;
when s0 =>
120
122
               if (busy2 = '0') then
124
                   nextstate <= s1;
               nextstate <= s0;
end if;</pre>
126
128
               when s1 =>
               if (busy3 = '0') then
130
                   nextstate <= s2:
132
                   nextstate <= s1;
               end if;
134
               when s2 =>
               if (busy4 = '0') then
136
                   nextstate <= s3;
138
                   nextstate <= s2:
               end if;
140
               when s3 =>
               if (busy5 = '0') then
142
                   nextstate <= s4;
144
                   nextstate <= s3;
               end if;
146
               when s4 =>
               if (busy1 = '0') then
                   nextstate <= s0;
                   nextstate <= sX;
150
               end if;
               when others => nextstate <= sX;
```

```
end case;
      end process state_encode;
156
       state_register: process(rst, clk)
      begin
         if (rst = '1') then
158
           currentstate <= sX:
         elsif (clk'event and clk = '1') then
160
          currentstate <= nextstate;</pre>
162
      end process state_register;
164
       state_decode: process(currentstate)
166
      begin
         case currentstate is
168
           when sX =>
             go1 <= '0';
             go2 <= '0';
             go3 <= '0';
172
             go4 <= '0';
             go5 <= '0';
174
           when s0 =>
             instr1 <= instr in;</pre>
             go1 <= '1';
176
           when s1 =>
             instr2 <= instr_in;</pre>
             go2 <= '1';
180
           when s2 =>
             instr3 <= instr_in;</pre>
182
             go3 <= '1';
           when s3 =>
             instr4 <= instr_in;
184
             go4 <= '1';
           when s4 =>
186
             instr5 <= instr_in;</pre>
             go5 <= '1';
188
           when others =>
190
             - do something
        end case;
192
      end process state_decode;
194
       fsm_ctrl: process(currentstate1, currentstate2, currentstate3, currentstate4, currentstate5)
      begin
196
         stage_control <= b"11111";
         case currentstate1 is
198
         when s0 \Rightarrow
           id_regdest_mux <= output_buffer1 (28 downto 27);</pre>
           id_regshift_mux <= output_buffer1 (26 downto 25);</pre>
200
202
         when s1 =>
204
           exc_mux1 <= output_buffer1 (23 downto 22);</pre>
           exc_mux2 <= output_buffer1 (21 downto 20);
206
           alu_op <= output_buffer1 (19 downto 14);</pre>
208
           stage_control (2) <= output_buffer1 (2);
         when s2 =>
           memstg_mux <= output_buffer1 (13);</pre>
210
           rd_mask <= output_buffer1 (12 downto 9);
212
           wr_mask <= output_buffer1 (8 downto 5);</pre>
           stage_control (3) <= output_buffer1 (3);
214
         when sX =>
           ---in_mux_pc <= output_buffer1 (29);
216
         when s3 \Rightarrow
           id_enable_regs <= output_buffer1 (24);</pre>
         when others =>
218
            —do nothing
2.20
      end case;
222
       case currentstate2 is
         when s0 \Rightarrow
           id regdest mux <= output buffer2 (28 downto 27);
224
           id_regshift_mux <= output_buffer2 (26 downto 25);</pre>
226
2.2.8
           exc_mux1 <= output_buffer2 (23 downto 22);</pre>
           exc_mux2 <= output_buffer2 (21 downto 20);
           alu_op <= output_buffer2 (19 downto 14);</pre>
230
232
           stage control (2) <= output buffer2 (2);
         when s2 =>
           memstg_mux <= output_buffer2(13);</pre>
           rd_mask <= output_buffer2 (12 downto 9);
236
           wr_mask <= output_buffer2 (8 downto 5);</pre>
           stage_control (3) <= output_buffer2 (3);
238
         when sX \Rightarrow
```

```
---in_mux_pc <= output_buffer2 (29);
240
         when s3 =>
            id_enable_regs <= output_buffer2 (24);
242
         when others =>
           -do nothing
       end case;
244
246
       case currentstate3 is
         when s0 =>
248
            id_regdest_mux <= output_buffer3 (28 downto 27);</pre>
            id_regshift_mux <= output_buffer3 (26 downto 25);</pre>
250
           exc_mux1 <= output_buffer3 (23 downto 22);</pre>
2.52
            exc_mux2 <= output_buffer3 (21 downto 20);
            alu_op <= output_buffer3 (19 downto 14);
254
256
            stage_control (2) <= output_buffer3 (2);
         when s2 =>
258
           memstg_mux <= output_buffer3 (13);</pre>
           rd_mask <= output_buffer3 (12 downto 9);
wr_mask <= output_buffer3 (8 downto 5);
2.60
            stage_control (3) <= output_buffer3 (3);</pre>
262
         when sX =>
            --in_mux_pc <= output_buffer3 (29);
264
           id_enable_regs <= output_buffer3 (24);</pre>
266
         when others =>
            —do nothing
       end case;
2.68
270
       case currentstate4 is
         when s0 =>
            id_regdest_mux <= output_buffer4 (28 downto 27);</pre>
            id_regshift_mux <= output_buffer4 (26 downto 25);</pre>
274
         when s1 \Rightarrow
           exc_mux1 <= output_buffer4 (23 downto 22);</pre>
276
            exc_mux2 <= output_buffer4 (21 downto 20);
            alu_op <= output_buffer4 (19 downto 14);
278
280
            stage_control (2) <= output_buffer4 (2);
282
           memstg_mux <= output_buffer4 (13);</pre>
           rd_mask <= output_buffer4 (12 downto 9);
wr_mask <= output_buffer4 (8 downto 5);
284
            stage control (3) <= output buffer4 (3);
286
         when sX =>
             -in_mux_pc <= output_buffer4 (29);
288
         when s3 =>
            id_enable_regs <= output_buffer4 (24);</pre>
290
         when others =
            -do nothing
292
       end case;
294
       case currentstate5 is
         when s0 =>
            id_regdest_mux <= output_buffer5 (28 downto 27);</pre>
296
            id_regshift_mux <= output_buffer5 (26 downto 25);</pre>
298
         when s1 \Rightarrow
           exc_mux1 <= output_buffer5 (23 downto 22);
exc_mux2 <= output_buffer5 (21 downto 20);</pre>
300
            alu_op <= output_buffer5 (19 downto 14);
302
304
            stage_control (2) <= output_buffer5 (2);
         when s2 =>
306
           memstg_mux <= output_buffer5 (13);</pre>
           rd_mask <= output_buffer5 (12 downto 9);
wr_mask <= output_buffer5 (8 downto 5);
308
            stage_control (3) <= output_buffer5 (3);
310
         when sX =>
             -in_mux_pc <= output_buffer5 (29);
312
         when s\bar{3} =>
            id_enable_regs <= output_buffer5 (24);</pre>
314
         when others =>
            —do nothing
316
       end case;
318
       end process fsm ctrl:
       mux_pc_ctrl: process(clk, output_buffer1, output_buffer2, output_buffer3, output_buffer4, output_buffer5)
       begin
       if (clk'event and clk = '1') then
322
         if (currentstate1 = sX) then
324
           in_mux_pc <= output_buffer1 (29);</pre>
```

```
elsif (currentstate2 = sX) then
           in_mux_pc <= output_buffer2 (29);</pre>
         elsif (currentstate3 = sX) then
328
          in_mux_pc <= output_buffer3 (29);</pre>
         elsif (currentstate4 = sX) then
330
          in_mux_pc <= output_buffer4 (29);</pre>
         elsif (currentstate5 = sX) then
332
          in_mux_pc <= output_buffer5 (29);</pre>
           in_mux_pc <= '0';
334
         end if;
      end if;
336
      end process;
338
    end architecture structure cpu control;
```

../src/vhdl/cpu_control_fsm.vhd

```
- Revision history:
      2015-08-12
                         Lukas Jaeger
                                                created
      2015-08-16
                       Lukas Jaeger fixed all bugs and made it working with the cpu
   library IEEE;
   use IEEE.std_logic_1164.all;
   use IEEE.numeric_std.all;
   library WORK;
   use WORK. all;
    entity cpu_control is
13
        port (
          clk
                                    : in std_logic;
          rst
                                    : in std_logic;
                              : out std_logic_vector(3 downto 0);
: out std_logic_vector(3 downto 0);
          rd mask
17
          wr mask
          instr_stall
                               : in std_logic;
: in std_logic;
          data_stall
          instr_in
                                    : in std_logic_vector(31 downto 0);
21
                                : out std_logic_vector(5 downto 0);
          alu_op
          exc_mux1
                                   : out std_logic_vector(1 downto 0);
                           : out std_logic_vector(1 downto 0);
: in std_logic_vector(0 downto 0);
23
          exc_mux2
          exc_alu_zero
                               : out std_logic;
: out std_logic_vector (1 downto 0);
: out std_logic_vector (1 downto 0);
25
          memstg mux
          id regdest mux
27
          id regshift mux
          id_enable_regs
                             : out std_logic;
29
          in_mux_pc
                                    : out std_logic;
          stage_control
                           : out std_logic_vector (4 downto 0)
31
   end entity cpu_control;
33
   architecture structure cpu control of cpu control is
35
        signal instr 1, instr 2, instr 3, instr 4: std logic vector (31 downto 0);
37
39
        pipeline: process(clk, rst) is
        begin
                 if (rst = '1') then
41
                         instr_1 <= x"00000000";
                         instr 2 <= x"00000000";
43
                          instr_3 <= x"00000000;
45
                          instr_4 <= x"00000000;
                 elsif (rising_edge(clk) and instr_stall /= '1' and data_stall /= '1') then
47
                         instr_1 <= instr_in;
                         instr_2 <= instr_1;
                         instr_3 <= instr_2;
49
                         instr 4 <= instr 3;
51
                end if;
        end process;
53
        id: process (instr_1) is
55
        begin
                 if (instr_1(31 downto 26) = "000000") then — R-type instructions
                         id_regdest_mux <= "00";
57
                         id regshift mux <= "00";
59
                         if (instr_1(20 downto 0) = "00000000000000000000") then — JR-instruction
                                  in_mux_pc <= '1';</pre>
61
                                  in_mux_pc <= '0';</pre>
63
                         — I-Type- and J-Type instructions. They can go together, because nobody cares about
                 else
                         — the alu-result of a J-Type, so it does not matter, which value is yielded to ex id_regdest_mux <= "10";
65
67
                         if (instr_1(31 downto 26) = "001111") then — LUI needs a shift
```

```
id_regshift_mux <= "01";
elsif ((instr_1(31 downto 26) = "000010") — J
or (instr_1 (31 downto 26) = "000011") — JAL
or (instr_1 (31 downto 26) = "011101") — JALX
 71
                                 or (instr_1 (31 downto 26) = "000100") — BEQ
or (instr_1 (31 downto 26) = "000001") — BGEZ
 73
                                 or (instr_1 (31 downto 26) = "000011") — BGEZ
or (instr_1 (31 downto 26) = "000111") — BGTZ
or (instr_1 (31 downto 26) = "000110") — BLEZ
 75
                                 or (instr_1 (31 downto 26) = "000101") --- BEQZ
                                      id_regshift_mux <= "00";</pre>
 79
                                      in_mux_pc <= '1';
                                      id_regshift_mux <= "00";
 81
                                      in_mux_pc <= '0';
 83
                            end if;
                   end if;
 85
         end process;
 87
         ex: process (instr_2) is
 89
         begin
                   if (instr_2 (31 downto 26) = "001111") then —LUI
 91
                            exc_mux1 <= "00";
                            exc_mux2 <= "01"
                            alu_op <="000100";
 93
                   elsif ((instr_2 (31 downto 26) = "001001") — ADDIU
                       or (instr_2 (31 downto 26) = "100011") —IW
or (instr_2 (31 downto 26) = "101011") —SW
 95
                        or (instr_2 (31 downto 26) = "101000") —SB
 97
                        or (instr_2 (31 downto 26) = "100100") —LBU
 99
                       ) then
                            exc mux1 <="10";
                            exc_mux2 <="01"
                            alu_op <="100000";
103
                   elsif (instr_2 (31 downto 26) = "001010") then ---SLTI
                            exc\_mux1 <= "10";
                            exc_mux2 <="01";
105
                   alu_op <="001000";
elsif (instr_2 (31 downto 26) = "001100") then —ANDI
107
                            exc mux1 <="10";
                            exc_mux2 <="01"
109
                            alu_op <="100100";
              elsif (instr_2 (31 downto 26) = "001101") then —ORI
111
                            exc_mux1 \le "10";
                            exc_mux2 <="01"
113
                            alu_op <="100101";
       elsif ((instr_2 (31 downto 26) = "000000") and (instr_2(10 downto 0) = "00000101010")) then
115
              exc mux1 <= "10";
              exc mux2 <= "00"
117
              alu_op <= "001000";
119
                   exc_mux1 <= "10";
exc_mux2 <= "00";
                            alu_op <= "000100";
                   end if;
123
         end process;
125
         mem: process (instr_3) is
127
                   if (instr_3 (31 downto 26) = "100011") then —LW
                            memstg_mux <= '1';
rd_mask <= "1111";
129
                            wr mask <= "0000";
131
                   elsif (instr 3 (31 downto 26) = "100100") then —LBU
133
                            memstg_mux <= '1';
                            rd_mask <= "0001"
135
                             wr_mask <= "0000"
                   elsif (instr_3 (31 downto 26) = "101011") then ---SW
137
                            memstg_mux <= '0';
                            rd_mask <= "0000";
wr_mask <= "1111";
139
                   elsif (instr_3 (31 downto 26) = "101000") then —SB
141
                            memstg_mux <= '0';
                            rd_mask <= "0000";
                            wr_mask <= "0001"
143
                   else
                            memstg_mux <= '0';
rd_mask <= "0000";
wr_mask <= "0000";
145
147
                   end if;
149
         end process;
          wb: process (instr_4) is
                   if ((instr_4 (31 downto 26) = "001111") or —LUI
```

```
(instr_4 (31 downto 26) = "001001") or —ADDIU
                     (instr_4 (31 downto 26) = "100011") or —LW
(instr_4 (31 downto 26) = "100100") or —LBU
                     (instr_4 (31 downto 26) = "001010") or —SLTI
157
                     (instr_4 (31 downto 26) = "0011010") or —SLTI
(instr_4 (31 downto 26) = "001100") or —ANDI
(instr_4 (31 downto 26) = "001101") or —ORI
                     (instr_4 (31 downto 26) = "000000") and (instr_4(10 downto 0) = "00000101010")) --SLT
161
                     ) then
                               id_enable_regs <= '1';</pre>
163
                               id_enable_regs <= '0';</pre>
                    end if:
165
          end process;
167
          stall: process (data_stall, instr_stall) is
169
                     if (data_stall = '1' or instr_stall = '1') then
                               ____stage_control <= "00000";
                               stage_control <= "11111";
173
                    end if
175
          end process;
     end architecture;
```

../src/vhdl/cpu_control.vhd

```
    revision history:

      06.07.2015
                      Alex Schoenberger
                                            created
      05.08.2015
                      Patrick Appenheimer
                                               first try
   - 06.08.2015
                      Patrick Appenheimer
                                               ports and entities added
   — 10.08.2015
                      Patrick Appenheimer
                                               minor changes
                                               changed rising_edge to falling_edge
    - 12.08.2015
                      Patrick Appenheimer
    - 14.08.2015
                      Patrick Appenheimer
                                              changed pc mux control
   library IEEE;
     use IEEE.std_logic_1164.ALL;
     USE IEEE.numeric_std.ALL;
13
   library WORK;
     use WORK. all;
15
     - - stage control: -
     — to activate registers, set signal stage_control as follows:
     - stage0->stage1: xxxx1
19
     - stage1->stage2: xxx1x
     --- stage2->stage3: xx1xx
21
     -- stage3->stage4: x1xxx
     - stage4->stage5: 1xxxx
23
   entity cpu_datapath is
25
     port (
         clk
                                   : in std logic;
27
                                   : in std_logic;
         rst
         instr\_addr
                                   : out std_logic_vector(31 downto 0);
20
         data\_addr
                                   : out std_logic_vector(31 downto 0);
         instr_in
                                  : in std_logic_vector(31 downto 0);
                                  : in std_logic_vector(31 downto 0);
: out std_logic_vector(31 downto 0);
31
         data_to_cpu
         data_from_cpu
                              : in std_logic_vector(5 downto 0);
33
         alu_op
                                 : in std_logic_vector(1 downto 0);
: in std_logic_vector(1 downto 0);
         exc mux1
         exc_mux2
                           : out std_logic_vector(0 downto 0);
         exc_alu_zero
37
         memstg_mux
                             : in std_logic;
         id_regdest_mux
                              : in std_logic_vector (1 downto 0);
39
         id regshift mux
                                  : in std_logic_vector (1 downto 0);
         id_enable_regs
                            : in std_logic;
41
                                   : in std logic;
         in mux pc
                          : in std_logic_vector (4 downto 0)
         stage_control
43
45
   end entity cpu_datapath;
47
49
   architecture structure cpu datapath of cpu datapath is
       PC ==> Instr. Fetch -
                             : std_logic_vector(31 downto 0);
     signal mux_out_0
53
               -- Instr. Fetch ==> Instr. Decode -
     signal instr_1
55
                             : std_logic_vector(31 downto 0);
     signal ip 1
                             : std_logic_vector(31 downto 0);
57
            ---- Instr. Decode ==> Execution -
```

```
signal shift_2
                                 : std_logic_vector(4 downto 0);
                                 : std_logic_vector(31 downto 0);
       signal reg_a_2
 61
       signal reg_b_2
                                 : std_logic_vector(31 downto 0);
       signal regdest_2
                                 : std_logic_vector(4 downto 0);
 63
      signal imm_2
                                 : std_logic_vector(31 downto 0);
                                 : std_logic_vector(31 downto 0);
      signal ip 2
 65
                  - Execution ==> Memory Stage -
                             : std_logic_vector(31 downto 0);
 67
      signal alu_result_3
       signal data 3
                                : std_logic_vector(31 downto 0);
 69
      signal regdest_3
                                 : std_logic_vector(4 downto 0);
 71
                 - Memory Stage ==> Write Back -
                              : std_logic_vector(31 downto 0);
: std_logic_vector(4 downto 0);
      signal writeback_4
 73
      signal regdest 4
      signal mux_pc_out
                             : std_logic_vector(31 downto 0);
      Instr. Fetch:
 79
      signal if_ip
                          : std_logic_vector(31 downto 0);
      signal if_instr : std_logic_vector(31 downto 0);
 81
      - Instr. Decode:
                          : std_logic_vector(31 downto 0);
      signal id_a
       signal id_b
                          : std_logic_vector(31 downto 0);
 85
       signal id_imm
                          : std_logic_vector(31 downto 0);
      signal id_ip
                         : std_logic_vector(31 downto 0);
 87
      signal id_regdest : std_logic_vector(4 downto 0);
      signal id_shift : std_logic_vector(4 downto 0);
 89
      - Execution:
                             : std_logic_vector(31 downto 0);
: std_logic_vector(31 downto 0);
 91
      signal alu result
      signal data_out
 93
      signal exc_destreg_out : std_logic_vector(4 downto 0);
 95
      - Memory Stage:
      signal memstg_writeback_out : std_logic_vector(31 downto 0);
 97
      signal memstg_destreg_out : std_logic_vector(4 downto 0);
 99
       Write Back:
      signal wb_writeback_out : std_logic_vector(31 downto 0);
101
      signal wb_destreg_out : std_logic_vector(4 downto 0);
       signal last_instruction : std_logic_vector( 31 downto 0);
105
    begin
107
       INSTRUCTION FETCH:
      instruction_fetch:
                               entity \ work.instruction\_fetch (behavioral) \ port \ map(clk \ , \ rst \ , \ mux\_out\_0 \ , \ instr\_in \ , \ if\_ip \ , \\
109
                                                                                      instr_addr, if_instr);
111
      - INSTRUCTION DECODE:
113
      instruction decode:
                              entity work.instruction_decode(behavioral) port map(instr_1, ip_1, wb_writeback_out, alu_result,
                                                                                      memstg_writeback_out, regdest_4, exc_destreg_out,
                                                                                      memstg destreg out, id regdest mux,
115
                                                                                      id_regshift_mux, clk, rst, id_enable_regs,
117
                                                                                      id_a, id_b, id_imm, id_ip, id_regdest, id_shift);
      - EXECUTION:
119
                               entity work.execution(behave) port map(clk, rst, alu_result, data_out, exc_destreg_out, exc_alu_zero, reg_a_2, reg_b_2, regdest_2, imm_2, ip_2, shift_2, exc_mux1, exc_mux2, alu_op);
      execution:
121
123
      - MEMORY STAGE:
      memory_stage:
                               entity \ work. Memory Stage (behavioral) \ port \ map (clk \, , \ rst \, , \ alu\_result\_3 \, , \ data\_3 \, , \ data\_addr \, , \\
                                                                               data_from_cpu, data_to_cpu, memstg_mux,
127
                                                                               memstg_writeback_out, regdest_3, memstg_destreg_out);
      - WRITE BACK:
                               entity work.write back(behavioral) port map(clk, rst, writeback 4, regdest 4,
      write back:
131
                                                                             wb_writeback_out, wb_destreg_out);
     stage0: process(clk, rst)
135
    begin
       if (rst = '1') then
        mux_out_0 <= (others => '0');
       elsif ((rising edge(clk)) and (stage control (0 downto 0) = "1")) then
139
        mux_out_0 <= mux_pc_out;
      end if;
    end process;
143
    stage1: process(clk, rst)
    begin
```

```
if (rst = '1') then
145
         instr_1 <= (others => '0');
         ip_1 <= (others => '0');
147
       elsif ((rising_edge(clk)) and (stage_control (1 downto 1) = "1")) then
149
         instr_1 \le if_instr;
         ip_1 <= if_ip;
151
       end if:
     end process;
153
     stage2: process(clk, rst)
155
    begin
       if (rst = '1') then
157
         shift_2 \ll (others \Rightarrow '0');
         reg_a_2 <= (others => '0');
reg_b_2 <= (others => '0');
         regdest_2 <= (others => '0');
         imm_2 <= (others => '0');
ip_2 <= (others => '0');
161
163
       elsif ((rising_edge(clk)) and (stage_control (2 downto 2) = "1")) then
         shift_2 <= id_shift;
         reg_a_2 <= id_a;
reg_b_2 <= id_b;
165
         regdest_2 <= id_regdest;
imm_2 <= id_imm;
167
         ip_{2} = ip_{1};
169
     end process;
     stage3: process(clk, rst)
    begin
       if (rst = '1') then
175
         alu_result_3 <= (others => '0');
data_3 <= (others => '0');
177
         regdest_3 <= (others => '0');
179
       elsif ((rising_edge(clk)) and (stage_control (3 downto 3) = "1")) then
         alu_result_3 <= alu_result;</pre>
         data_3 <= data_out;
regdest_3 <= exc_destreg_out;</pre>
181
183
       end if:
     end process;
185
     stage4: process(clk, rst)
187
    begin
       if (rst = '1') then
         writeback_4 \ll (others => '0');
189
         regdest_4 <= (others => '0');
       elsif ((rising_edge(clk)) and (stage_control (4 downto 4) = "1")) then writeback_4 <= memstg_writeback_out; regdest_4 <= memstg_destreg_out;
191
193
       end if;
195
     end process;
197
    mux: process(in_mux_pc, id_ip, if_ip)
       if (in_mux_pc = '1')then
199
         mux_pc_out <= id_ip;
201
       else
        mux_pc_out <= if_ip;
203
       end if;
       end process;
205
      -mux: process(instr_in, id_ip, if_ip, clk)
207
         begin
            if (clk'event and clk = '1') then
            if ((instr in(31 downto 26) = "000100") or (instr in(31 downto 26) = "000010") or (instr in(31 downto 26) = "000101") or (
209
           instr_in(31 downto 26) = "011101"))then
             mux_pc_out <= id_ip;</pre>
211
            else
             mux_pc_out <= if_ip;
213
           end if;
      — end if;
        end process;
215
      -last_instruction_proc: process(clk) is
     ---begin
219
               if (clk'event and clk = '1') then
                     last_instruction <= instr_in;</pre>
                end if;
221
      —end process;
     end architecture structure_cpu_datapath;
```

../src/vhdl/cpu_datapath.vhd

```
revision history:
       06.07.2015
                         Alex Schoenberger
     - 07.08.2015
                         Patrick Appenheimer cpu_datapath instanciated
     -10.08.2015
                         Bahri Enis Demirtel cpu_control added
    library IEEE:
      use IEEE.std_logic_1164.ALL;
    library WORK;
      use WORK.cpu_pack.all;
11
    entity cpu is
        port(
13
                                       : in std_logic;
: in std_logic;
           c1k
15
           rst
                                       : out std_logic_vector(31 downto 0);
: out std_logic_vector(31 downto 0);
           instr_addr
           data addr
17
                                       : out std_logic_vector(3 downto 0);
: out std_logic_vector(3 downto 0);
           rd_mask
19
           wr_mask
           instr\_stall
                                       : in std_logic;
21
           data_stall
                                       : in std_logic;
                                       : in std_logic_vector(31 downto 0);
           instr_in
                                       : in std_logic_vector(31 downto 0);
: out std_logic_vector(31 downto 0)
23
           data to cpu
           data_from_cpu
    end entity cpu;
2.7
    architecture structure_cpu of cpu is
2.9
    signal alu op
                                     : std_logic_vector(5 downto 0);
                                    : std_logic_vector(1 downto 0);
: std_logic_vector(1 downto 0);
: std_logic_vector(0 downto 0);
   signal exc_mux1
    signal exc_mux2
    signal exc_alu_zero
    signal memstg_mux
                                     : std_logic;
    signal id_regdest_mux
                                     : std_logic_vector (1 downto 0);
    signal id_regshift_mux
                                     : std_logic_vector (1 downto 0);
    signal id_enable_regs
                                     : std_logic;
    signal in_mux_pc
                                     : std_logic;
                                     : std_logic_vector (4 downto 0);
   signal\ stage\_control
39
41
43
    begin
45
      - control logic
47
       u1_control: entity work.cpu_control(structure_cpu_control)
49
      PORT MAP(clk, rst, rd_mask, wr_mask, instr_stall, data_stall, instr_in, alu_op, exc_mux1, exc_mux2,
      exc_alu_zero, memstg_mux, id_regdest_mux, id_regshift_mux, id_enable_regs, in_mux_pc, stage_control
51
53
55
      - datapath
57
       u2_datapath: entity work.cpu_datapath(structure_cpu_datapath)
         PORT MAP(clk, rst, instr_addr, data_addr, instr_in, data_to_cpu, data_from_cpu, alu_op, exc_mux1, exc_mux2, exc_alu_zero, memstg_mux, id_regdest_mux, id_regshift_mux, id_enable_regs, in_mux_pc, stage_control
59
61
    end architecture structure_cpu;
```

../src/vhdl/cpu.vhd

```
- revision history:
      03.08.2015
                     Patrick Appenheimer
                                             created
                     Patrick Appenheimer
                                             added alu1
      04.08.2015
      04.08.2015
                     Patrick Appenheimer
                                             mux1, mux2
    - 05.08.2015
                     Patrick Appenheimer
                                             bugfixes
   library IEEE;
    use IEEE.std_logic_1164.ALL;
8
10
   library WORK;
     use WORK. all;
      - MUX Steuereingaenge: - -
   -- mux1:
   -- 00: out <= Zero Extend
   -- 01: out <= 4
    — 10: out <= Reg A
    — mux2:
    - 00: out <= Reg B
```

```
-- 01: out <= Imm
    -- 10: out <= IP
22
      - ALU FUNCTION CODES: - -
   --- ADD ==> 10_0000
2.4
    -- SUB ==> 10 0010
    --- AND ==> 10 0100
26
    — OR ==> 10_0101
    -- result <= reg_a ==> 00_0001
    -- result <= reg_b ==> 00_0010
30
    entity execution is
32
        port (
                                  : in std_logic;
: in std_logic;
: out std_logic_vector(31 downto 0);
: out std_logic_vector(31 downto 0);
          c1k
34
          rst
          ex_alu
36
          ex_data
          ex_destreg
                                   : out std_logic_vector(4 downto 0);
38
          ex_alu_zero
                                  : out std_logic_vector(0 downto 0);
          in_a
                                   : in std_logic_vector(31 downto 0);
40
          in_b
                                   : in std_logic_vector(31 downto 0);
                                   : in std_logic_vector(4 downto 0);
          in_destreg
                                  : in std_logic_vector(31 downto 0);
: in std_logic_vector(31 downto 0);
: in std_logic_vector(4 downto 0);
42
          in imm
          in_ip
          in_shift
                                   : in std_logic_vector(1 downto 0);
          in_mux1
46
          in_mux2
                                   : in std_logic_vector(1 downto 0);
          in_alu_instruction
                                 : in std_logic_vector(5 downto 0)
48
   end entity execution;
50
52
   architecture behave of execution is
   signal mux1_out, mux2_out: std_logic_vector(31 downto 0);
   begin
56
58
      process(in_destreg, in_b, in_mux1, in_shift, in_a, in_mux2, in_imm, in_ip)
60
        ex_destreg <= in_destreg;
        ex_data <= in_b;
62
        case in_mux1 is
64
           - 00
          when "00" =>
66
          mux1_out <= b"000_0000_0000_0000_0000_0000" & in_shift;
           - 01
          when "01" =>
68
          mux1 out <= x"0000 0004";
70
            - 1o
          when "10" =>
72
          mux1_out <= in_a;
          - others
          when others => mux1_out <= (others => 'X');
74
        end case:
76
        case in_mux2 is
78
            - 00
          when "00" =>
80
          mux2_out <= in_b;
          -- 01
          when "01" =>
82
          mux2_out <= in_imm;</pre>
          when "10" =>
86
          mux2_out <= in_ip;</pre>
            - others
          when others \Rightarrow mux2_out \Leftarrow (others \Rightarrow 'X');
88
        end case;
90
      end process:
92
      alu1: entity work.alu(behave) port map(mux1_out, mux2_out,
94
      in_alu_instruction , ex_alu , ex_alu_zero);
96
   end architecture behave;
```

../src/vhdl/execution.vhd

```
    Revision history:
    10.08.2015 Patrick Appenheimer created
    10.08.2015 Carlos Minamisava Faria moore state machine states definition
    10.08.2015 Carlos Minamisava Faria & Patrick Appenheimer Instructions added
    11.08.2015 Patrick Appenheimer added state_register and state_decode
```

```
12.08.2015 Patrick Appenheimer14.08.2015 Patrick Appenheimer
                                                           minor changes
                                                           stall logic changed
    library IEEE;
    use IEEE.std_logic_1164.all;
10
    use IEEE.numeric std.all;
12
14
    library WORK;
     use WORK. all;
16
     entity FSM is
18
       port (
                                           : in std_logic;
: in std_logic;
          c1k
20
          rst
                                           : in std_logic_vector(31 downto 0);
: in std_logic;
          instr\_in
          stall .
                                          : out std_logic_vector(4 downto 0);
: out std_logic_vector(4 downto 0);
          out_currentstate
24
          out nextstate
          out_buffer
                                           : out std_logic_vector(29 downto 0);
2.6
          out_busy
                                           : out std_logic;
          in_go
                                           : in std logic
28
          );
    end entity FSM;
     architecture behavioral of FSM is
32
                State Machine
                           : std_logic_vector(4 downto 0) := b"00000";
34
       constant s0
                            : \ std\_logic\_vector(4 \ downto \ 0) \ := \ b"00001";
       constant s1
                            : std_logic_vector(4 downto 0) := b"00010";
36
       constant s2
                           : std_logic_vector(4 downto 0) := b"00011";
: std_logic_vector(4 downto 0) := b"00100";
       constant s3
38
       constant s4
                            : std_logic_vector(4 downto 0) := b"11111";
40
                Arithmetic
       constant addiu : std_logic_vector(5 downto 0) := b"0010_01"; --- Type I
42
              Data Transfer
       constant lui : std_logic_vector(5 downto 0) := b"0011_11"; — Type I constant lbu : std_logic_vector(5 downto 0) := b"1001_00"; — Type I constant lw : std_logic_vector(5 downto 0) := b"1000_11"; — Type I constant sb : std_logic_vector(5 downto 0) := b"101000"; — Type I constant sw : std_logic_vector(5 downto 0) := b"101011"; — Type I constant sw : std_logic_vector(5 downto 0) := b"1010111"; — Type I
                                                                                                                     -Register access
44
                                                                                                                     -Memory access
46
                                                                                                                       -Memory access
                                                                                                                     -Memory access
48
                                                                                                                    -Memory access
              Logical —
       constant slti : std_logic_vector(5 downto 0) := b"001010"; — Type I constant andi : std_logic_vector(5 downto 0) := b"0011_00"; — Type I constant shift : std_logic_vector(5 downto 0) := b"0000_00"; — Type R
50
52
                                                                                                                     -NOP is read as sll $0.$0.0
              Conditional branch
       constant beqz : std_logic_vector(5 downto 0) := b"000100"; — Type I constant bnez : std_logic_vector(5 downto 0) := b"000101"; — Type I
               Unconditional jump
       constant j : std_logic_vector(5 downto 0) := b"0000_10"; — Type J
constant jalx : std_logic_vector(5 downto 0) := b"0011_01"; — Type J
58
60
       constant r_type : std_logic_vector(5 downto 0) := b"0000_00"; — Type R
      - output_buffer is a register with all control outputs of the state machine:
     - output_buffer (28 downto 27): jc_mux : out std_logic;
- output_buffer (28 downto 27): id_regdest_mux : out std_logic v
     — output_buffer (29 downto 29): pc_mux
                                                                              : out std_logic_vector (1 downto 0);
66
     — output_buffer (26 downto 25): id_regshift_mux
                                                                             : out std_logic_vector (1 downto 0);
     - output_buffer (24 downto 24): id_enable_regs
- output_buffer (23 downto 22): exc_mux1
- output_buffer (21 downto 20): exc_mux2
                                                                             : out std_logic;
: out std_logic_vector(1 downto 0);
68
                                                                              : out std_logic_vector(1 downto 0);
: out std_logic_vector(5 downto 0);
     - output buffer (19 downto 14): alu instruction
     — output_buffer (13 downto 13): mem_mux_decision
                                                                              : out std_logic;

    output_buffer (12 downto 9): rd_mask
    output_buffer (8 downto 5): wr_mask
    output_buffer (4 downto 0): stage_control
                                                                              : out std_logic_vector(3 downto 0);
                                                                              : out std_logic_vector(3 downto 0);
74
                                                                             : out std_logic_vector(4 downto 0);
       signal output_buffer : std_logic_vector(29 downto 0);
76
       signal currentstate : std_logic_vector(4 downto 0);
                                   : std_logic_vector(4 downto 0);
78
       signal nextstate
80
82
    begin
       state_encode: process(currentstate, stall, in_go)
84
       begin
86
          case currentstate is
                when sX =>
                if (in_go = '1') then
88
                  nextstate <= s0;
                else
90
                  nextstate <= sX:
```

```
end if;
 92
             when s\hat{0} =>
 94
             if (stall = '0') then
                 nextstate <= s1;
96
                 nextstate <= s0;
             end if;
98
             when s1 =>
100
             if (stall = '0') then
                 nextstate <= s2;
102
                 nextstate <= s1;
104
             end if;
             when s2 \Rightarrow
             if (stall = '0') then
106
                 nextstate <= s3;
108
                 nextstate <= s2;
             end if;
110
             when s3 =>
             if (stall = '0') then
                 nextstate <= sX:
             else
114
                nextstate <= s3;
             end if;
116
             when s4 =>
             if (stall = '0') then
118
                 nextstate <= sX;
120
                 nextstate <= s4:
             end if;
             when others => nextstate <= sX;
124
        end case;
      end process state_encode;
126
       state_register: process(rst, clk)
128
        if (rst = '1') then
130
             currentstate <= sX;
         elsif (clk'event and clk = '1') then
          currentstate <= nextstate;</pre>
      end process state_register;
136
       out_buffer_ctrl: process(clk)
      begin
        if (clk 'event and clk = '0') then
138
           out_buffer <= output_buffer;
140
        end if;
      end process;
142
144
      state_decode: process(currentstate)
      begin
146
        out currentstate <= currentstate;
        out nextstate <= nextstate;
148
        case currentstate is
150
           when sX =>
             out_busy <= '0';
           when s0 =>
             out_busy <= '1';
154
           when s3 =>
             out busy <= '0';
156
           when others =>

    do something

        end case;
158
      end process state_decode;
160
       out_buff_ctr: process(instr_in)
      begin
      case instr_in (31 downto 26) is
164
                   when lui
                                => output_buffer <= b"0_10_01_1_00_01_000100_0_0000_0000_11111";</pre>
                   when addiu
                                 => output_buffer <= b"0_10_00_1_10_01_100000_0_0000_0000_11111";
                    when lbu
                                 >> output_buffer <= b"0_10_00_1_10_01_100000_1_0001_0000_11111";
>> output_buffer <= b"0_10_00_1_10_01_100000_1_1111_0000_11111";</pre>
                    when lw
168
                   when sb
                                  > output\_buffer <= b"0\_10\_00\_0\_10\_01\_100000\_0\_0000\_0001\_11111"; \\
                                when sw
                   when slti
                   when andi
172
                   when shift
                                 => output_buffer <= b"1_10_00_0_00_000001_0_0000_0000_111111";</pre>
                    when beqz
                    when bnez
                                 => output_buffer <= b"1_10_00_0_00_000001_0_0000_0000_111111";</pre>
                                => output_buffer <= b"1_10_00_0_00_0000001_0_0000_0000_11111";
=> output_buffer <= b"1_10_00_0_00_0000001_0_0000_0000_11111";</pre>
                    when j
                   when jalx
176
                   —when r_{type} \Rightarrow output_buffer <= b"0_00_00_1_10_00_00000_0_0000_11111";
```

../src/vhdl/fsm.vhd

```
— Implementation of a 5-stage pipelined MIPS processor's instruction decode stage
    - 2015-08-03
                     Lukas Jaeger
                                        created
    - 2015-08-04
                     Lukas Jaeger
                                        added architecture and started to implement both processes
    -- 2015-08-04
                     Lukas Jaeger
                                        added asynchronous reset
     — 2015—08—05 Lukas Jaeger 🛮 fixed bugs that resulted from me not knowing any VHDL
                                  added functionality for branch logic
    -- 2015-08-05 Lukas Jaeger
    — 2015-08-06 Lukas, Carlos
                                     fixed bug in JAL-instruction-decode
   -- 2015-08-06 Lukas
                            added signed/unsigned logic for immediate-output
    -- 2015-08-07 Lukas
                            added signed/unsigned exceptions for LW-instructions
                                       fixed some bugs in forwarding
   - 2015-08-11 Lukas
    - 2015-08-11 Bahri Enis Demirtel added BLEZ, BLTZ, BLTZAL, BNE
    — 2015-08-12 Lukas
                                       fixed bug in immediate expansion and made it falling clock edge sensitive
   library IEEE;
       use IEEE.std_logic_1164.all;
      use IEEE.numeric_std.all;
16
    entity instruction decode is
        port(instr,ip_in, writeback, alu_result, mem_result : in std_logic_vector (31 downto 0);
   writeback_reg, regdest_ex, regdest_mem : in std_logic_vector (4 downto 0);
   regdest_mux, regshift_mux: in std_logic_vector (1 downto 0);
18
20
            clk, reset, enable_regs: in std_logic;
            reg_a, reg_b, imm, ip_out : out std_logic_vector (31 downto 0);
22
            reg_dest, shift_out : out std_logic_vector (4 downto 0)
   end entity;
26
    architecture behavioral of instruction_decode is
28
     type regfile is array (31 downto 0) of std_logic_vector (31 downto 0);
          signal register_file : regfile;
          signal imm_internal : std_logic_vector(31 downto 0) := x"000000000";
30
      signal internal_writeback : std_logic_vector(31 downto 0);
     signal pc_imm : std_logic_vector (31 downto 0);
signal imm_16 : std_logic_vector (15 downto 0);
signal internal_wb_flag : std_logic := '0';
32
34
   begin
     imm 16 <= instr (15 downto 0);
36
38

    Splitting registers for R-type-instructions

          pc_imm <= imm_internal (31 downto 2) & "00";</pre>
40
         Defines the instruction decode logic
          logic: process (instr, ip_in, writeback, alu_result, mem_result, writeback_reg, regdest_ex, regdest_mem, regdest_mux,
         regshift_mux) is
42
            begin
          - Forwarding logic for reg a
        — If the destination register is still used by the writeback-phase, the writeback-output is forwarded
46
                     if ((instr (25 downto 21) = regdest_ex) and (instr (25 downto 21) /= "00000")) then
          reg_a <= alu_result;</pre>
        — If the destination register is still used by the memory-phase, the alu-result is forwarded
48
        elsif ((instr (25 downto 21) = regdest_mem) and (instr (25 downto 21) /= "00000")) then
50
          reg_a <= mem result;</pre>
                     elsif ((instr (25 downto 21) = writeback reg)and (instr (25 downto 21) /= "00000")) then
                              reg a <= writeback;
          Otherwise, no forwarding is required and the register specified by rs is read
54
          reg_a <= register_file(to_integer(unsigned (instr (25 downto 21))));</pre>
56
        end if;
58
         -Forwarding logic for reg_b. Works analogously to the reg_a block above
60
        if ((instr (20 downto 16) = regdest_ex) and (instr (20 downto 16) /= "00000")) then
          reg_b <= alu_result;</pre>
62
        elsif ((instr (20 downto 16) = regdest_mem) and (instr (20 downto 16) /= "00000")) then
          reg_b <= mem_result;</pre>
64
                     elsif ((instr (20 downto 16) = writeback_reg) and (instr (20 downto 16) /= "00000")) then
                              reg_b <= writeback;</pre>
66
         reg b <= register file(to integer(unsigned (instr (20 downto 16))));
68
        end if;
              case regshift_mux is
                                        - Determines the output at shift out
                     when "00" => shift_out <= instr(10 downto 6);
when "01" => shift_out <= "10000";
72
                     when others \Rightarrow shift_out \Leftarrow "00000";
74
              end case;
76
              case regdest mux is
                                        - Determines the output at reg dest
```

```
when "00" => reg_dest <= instr (15 downto 11);
                     when "01" \Rightarrow reg_dest \Leftarrow "11111
 78
                      when "10" => reg_dest <= instr (20 downto 16);
 80
                      when others \Rightarrow reg_dest \Leftarrow "00000";
               end case;
           end process;
 82
 84
        - Process for clocked writebacks to the register file and the asynchronous reset
      register_file_write : process (clk, reset, writeback_reg) is
 86
           begin
             if (reset= '1') then
                                      - asynchronous reset
               for i in 0 to 31 loop
 88
                        register_file(i) <= x"00000000";
                   end loop;
 90
             elsif (clk'event and clk = '0') then
if (enable_regs = '1') then — If register file is enabled, write back result
 92
               if (to_integer(unsigned (writeback_reg)) > 0) then
                       register_file(to_integer(unsigned (writeback_reg))) <= writeback;</pre>
 96
             elsif (internal_wb_flag = '1') then
               register_file (31) <= internal_writeback;</pre>
             end if;
 98
           end if;
100
           end process;
          Process that defines the branch logic
      branch_logic : process (instr, ip_in, writeback, alu_result, mem_result, writeback_reg, regdest_ex, regdest_mem, regdest_mux,
          regshift_mux) is
       variable offset : integer;
104
       variable a, b : integer;
      begin
        Prepares values of reg_a and reg_b for comparison if ((instr (25 downto 21) = regdest_ex) and (instr (25 downto 21) /= "00000")) then
106
         a := to_integer(signed(alu_result));
elsif ((instr (25 downto 21) = regdest_mem) and (instr (25 downto 21) /= "00000")) then
108
          a := to_integer(signed(mem_result));
110
                     elsif ((instr (25 downto 21) = writeback_reg) and (instr (25 downto 21) /= "00000")) then
                              a := to_integer(signed(writeback));
114
          a := to_integer(signed(register_file(to_integer(unsigned (instr (25 downto 21))))));
        end if;
116
118
         if ((instr (20 downto 16) = regdest_ex) and (instr (20 downto 16) /= "00000")) then
          b:= to_integer(signed(alu_result));
120
         elsif ((instr (20 downto 16) = regdest_mem) and (instr (20 downto 16) /= "00000")) then
          b := to integer(signed(mem result));
                     elsif ((instr (20 downto 16) = writeback_reg) and (instr (20 downto 16) /= "00000")) then
                              b := to_integer(signed(writeback));
124
          b := to integer(signed(register file(to integer(unsigned (instr (20 downto 16))))));
        end if;
126
128
        — Annoyingly lengthy list of if-statements for calculation of branch logic if (instr (31 downto 26) = "000010") then — Jump instruction
130
           internal wb flag <= '0';
132
           offset := to integer(signed(instr(25 downto 0)));
           offset := (offset * 4);
           ip_out <= ip_in (31 downto 28) & std_logic_vector(to_signed(offset,28));</pre>
         elsif ((instr (31 downto 26) = "000011") or (instr (31 downto 26) = "011101")) then — JAL(X) instruction
136
           internal_writeback <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4,32));</pre>
           internal_wb_flag <= '1';
           offset := to_integer(signed(instr(25 downto 0)));
138
           offset := offset * 4:
           ip out <= ip in (31 downto 28) & std logic vector(to signed(offset,28));
140
         internal_wb_flag <= '0';</pre>
142
           offset := to_integer(signed(instr(25 downto 0)));
144
           offset := offset * 4;
           — VHDL code de ja—vu?
          — This is the same forwarding logic as above for reg_a

if ((instr (25 downto 21) = regdest_ex) and (instr (25 downto 21) /= "00000")) then
146
148
             ip out <= alu result;
           elsif ((instr (\overline{25} \text{ downto } 21) = \text{regdest\_mem}) and (instr (25 \text{ downto } 21) /= "00000")) then
150
             ip_out <= mem_result;</pre>
                              elsif ((instr (25 downto 21) = writeback_reg) and (instr (25 downto 21) /= "00000")) then
152
                                       ip_out <= writeback;</pre>
           else
            ip_out <= register_file(to_integer(unsigned (instr (25 downto 21))));</pre>
154
           end if:
                      elsif (instr (31 downto 26) = "000100") then
156
                              internal_wb_flag <= '0';</pre>
                              if (a = b) then
158
                                       offset := to_integer(signed(instr(15 downto 0)));
160
                                       offset := offset * 4;
                                       offset := offset + to_integer (signed(ip_in));
```

```
162
                                       ip_out <= std_logic_vector(to_signed(offset,32));</pre>
                                       ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));</pre>
                              end if:
166
         elsif ((instr (31 downto 26) = "000001") and (instr (20 downto 16) = "00001")) then —BGEZ instruction
           internal_wb_flag <= '0';</pre>
           b := 0:
                               if (a \ge b) then
                                       offset := to_integer(signed(instr(15 downto 0)));
170
                                       offset := offset * 4;
                                        offset := offset + to_integer (signed(ip_in));
                                       ip_out <= std_logic_vector(to_signed(offset,32));</pre>
174
                               else
                                       ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));</pre>
                              end if:
176
         elsif ((instr (31 downto 26) = "000001") and (instr (20 downto 16) = "10001")) then —BGEZAL instruction
178
           internal_wb_flag <= '1
           internal_writeback <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4,32));</pre>
180
           b := 0;
                               if (a >= b) then
182
                                       offset := to_integer(signed(instr(15 downto 0)));
                                       offset := offset * 4:
                                       offset := offset + to_integer (signed(ip_in));
184
                                       ip_out <= std_logic_vector(to_signed(offset,32));</pre>
186
                               else
                                       ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));</pre>
188
                               end if;
         elsif ((instr (31 downto 26) = "000111")and(instr (20 downto 16)="00000")) then — BGTZ
190
           internal_wb_flag <= '0';</pre>
           b := 0:
           report "The value of 'a' is " & integer'image(a);
192
           if(a > b) then
194
                                       offset := to_integer(signed(instr(15 downto 0)));
                                       offset := offset * 4;
offset := offset + to_integer (signed(ip_in))
196
                                       ip_out <= std_logic_vector(to_signed(offset,32));</pre>
198
                               else
                                       ip out <= std logic vector(to unsigned(to integer(unsigned(ip in)) + 4, 32));
                              end if:
200
         elsif ((instr (31 downto 26) = "000110") and (instr (20 downto 16)="00000")) then - BLEZ
202
           internal_wb_flag <= '0';</pre>
           if (a <= b) then
204
                                       offset := to_integer(signed(instr(15 downto 0)));
                                       offset := offset * 4;
offset := offset + to_integer (signed(ip_in));
206
208
                                       ip_out <= std_logic_vector(to_signed(offset,32));</pre>
                               else
210
                                       ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));</pre>
                               end if:
         elsif ((instr (31 downto 26) = "000001")and(instr (20 downto 16)="00000")) then — BLTZ
212
           internal_wb_flag <= '0';</pre>
214
           b := 0;
           if (a < b) then
216
                                       offset := to integer(signed(instr(15 downto 0)));
                                       offset := offset * 4;
                                       offset := offset + to integer (signed(ip in));
218
                                       ip_out <= std_logic_vector(to_signed(offset,32));</pre>
                                       ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));</pre>
                              end if:
222
         elsif ((instr (31 downto 26) = "000001")and(instr (20 downto 16)="10000")) then --- BLTZAL
224
           internal wb flag <= '1
           internal_writeback <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4,32));</pre>
226
           b :=0;
           if (a < b) then
228
                                        offset := to_integer(signed(instr(15 downto 0)));
                                       offset := offset * 4;
                                       offset := offset + to_integer (signed(ip_in));
230
                                       ip_out <= std_logic_vector(to_signed(offset,32));</pre>
                               e1se
                                       ip out <= std logic vector(to unsigned(to integer(unsigned(ip in)) + 4, 32));
234
                              end if;
         elsif (instr (31 downto 26) = "000101") then — BNE
           internal_wb_flag <= '0';</pre>
           if (a /= b) then
238
                                        offset := to_integer(signed(instr(15 downto 0)));
                                       offset := offset * 4;
offset := offset + to_integer (signed(ip_in))
240
                                       ip_out <= std_logic_vector(to_signed(offset,32));</pre>
242
                               else
                                       ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));</pre>
244
246
           ip_out <= std_logic_vector(to_unsigned(to_integer(unsigned(ip_in)) + 4, 32));</pre>
         end if;
```

```
248
      end process;
250
      imm_expand : process (instr) is
      begin
252
                    imm <= std_logic_vector(to_signed(to_integer(signed (instr (15 downto 0))),32));</pre>
      end process;
254
    end architecture:
256
     - FSM-signal-Howto:
258
    - regdest_mux:
     - 00: if instruction is of R-type
260
    - 01: if regdest must be set to 31 (JAL?)
     - 10: if instruction is of I-type
    — 11: NEVER EVER EVER!!!
262
     - regshift_mux:
     - 00: if instruction is of R-type
    — 01: if shift must be 16 (No idea which instruction uses that...)
     — 10: if you like non-deterministic behaviour
    — 11: if you love non-deterministic behaviour
2.68
    - enable_regs:
270
     - 1: if the writeback-stage just finished an R-type- or I-type-instruction (except for JR)
     - 0: if the writeback-stage just finished a J-type-instruction or JR
```

../src/vhdl/instruction_decode.vhd

```
- 03.08.2015
                    Bahri Enis Demirtel
                                         created
   library IEEE;
    use IEEE.std_logic_1164.ALL;
6
   library IEEE;
    use IEEE.STD LOGIC UNSIGNED.ALL;
8
10
   library WORK;
    use WORK. all;
14
   entity instruction fetch is
  port(
16
   clk : in std logic;
18
   rst : in std_logic;
20
  PC : in std_logic_vector(31 downto 0);
                                           —PC : in std_logic_vector(CPU_ADDR_WIDTH-1 downto 0);
                                                                                                                        ——PC
       (32 bit)
   InstrData : in std_logic_vector(31 downto 0);
                                              —InstrData : in std_logic_vector(CPU_DATA_WIDTH-1 downto 0);
       InstrData, Adress information comes from Memory(32 bit)
22
    -StallData : in std logic;
24
   ---IR, Next PC
        goes to Execution Stage(32 bit)
   InstrAddr: out std_logic_vector(31 downto 0); —InstrAddr: out std_logic_vector(CPU_ADDR_WIDTH-1 downto 0);
26
                                                                                                                 -InstrAddr
       , PC goes to Memory(32 bit)
   Instr: out std_logic_vector(31 downto 0) —Instr: out std_logic_vector(CPU_DATA_WIDTH-1 downto 0);
                                                                                                              -Instr. Adress
        information from Memory goes to Instruction Decoder(32 bit)
28
30
   );
   end entity instruction_fetch;
32
34
36
   architecture behavioral of instruction_fetch is
38
40
    begin
42
    process (rst, clk, PC, InstrData) is
    begin
44
46
      InstrAddr <= X"0000_0000";
                                    -If reset comes PC goes to the beginning, its value is 0000_0000
                               -If reset all coming signals are 0000_0000
      IR \le X"0000_0000";
      Instr <= X"0000_0000";
                                -If reset all coming signals are 0000_0000
48
50
              -elsif (rising_edge(clk)) then
```

```
--if(StallData='0') then

InstrAddr <= PC; --We can the value of PC to the memory adress
IR <= PC + X"0000_0004"; --IR value is always PC+4;
Instr <= InstrData; --Instr value is always equal to InstrData value

end if;
end process;

end architecture behavioral;
```

../src/vhdl/instruction_fetch.vhd

```
- Revision history:
   - 03.08.2015 Carlos Minamisava Faria created
   - 03.08.2015 Carlos Minamisava Faria entity MemoryStage
   - 04.08.2015 Carlos Minamisava Faria architecture MemoryStage
    - 05.08.2015 Carlos Minamisava Faria first working version
    - 11.08.2015
                   Lukas Jaeger
                                           fixed a bug in memory access
   library IEEE;
     use IEEE.std_logic_1164.ALL;
     USE IEEE.numeric_std.ALL;
   library WORK:
     use WORK. all;
12
   entity MemoryStage is
   port(
16
     clk: in std_logic;
     rst: in std_logic;
18
     20
     data_in: in std_logic_vector(31 downto 0);---CPU_DATA_WIDTH-1 downto 0); --- Data from execution stage
22
                        Memory Read/Write decision comes from the FSS
     data_addr: out std_logic_vector(31 downto 0);---CPU_ADDR_WIDTH-1 downto 0); --- Memory address output for memory r/w
     data_from_cpu: out_std_logic_vector(31 downto 0);—CPU_DATA_WIDTH-1 downto 0); — Memory data out. data_to_cpu: in std_logic_vector(31 downto 0);—CPU_DATA_WIDTH-1 downto 0); — Read data from memory.
24
26
28
    -not needed-- data stall
                                            : in std_logic;
                                                                   - data stall - cpu input
30
     mux decision: in std logic;
                                         - FSS decision for writeback output. ALU results or memory data can be forwarded to
     writeback: out std_logic_vector( 31 downto 0);--CPU_DATA_WIDTH-1 downto 0); -- Data to send to next stage: Writeback
32
     reg_dest_in: in std_logic_vector(4 downto 0);——CPU_REG_ADDR_WIDTH—1 downto 0);
                                                                                            - k.A.
34
  reg_dest_out: out std_logic_vector(4 downto 0));—CPU_REG_ADDR_WIDTH—1 downto 0));
end entity MemoryStage;
36
   architecture behavioral of MemoryStage is
      signal memory_buffer: std_logic_vector(31 downto 0);——CPU_DATA_WIDTH—1 downto 0);
40
42

    Data address and data are always routed out.

       data addr <= aluResult in;
44
       data from cpu <= data in:
46
         - reg_dest is forwarded
       reg_dest_out <= reg_dest_in;
48
       output: process (rst, aluResult_in,data_in, data_to_cpu, mux_decision, reg_dest_in)is
50
         if (rst='1') then
                                                             - reset condition
52
           writeback <= x"00 00 00 00";
           if (mux_decision = '0') then — mux_decision choses between the two possible outputs: the result from ALU of the read
             writeback <= aluResult_in; --- output is the aluResult_in
56
             writeback <= data_to_cpu; — output is the memory_buffer, which carries the memory read value.
58
           end if;
         end if;
60
       end process output;
   end architecture behavioral;
64
66
   — FSM—signal—Howto:
   - mux_decision:
```

```
- 0: to forward aluResult
- 1: to forward memory data
```

../src/vhdl/mem_stage.vhd

```
- 03.08.2015
                                   Bahri Enis Demirtel
                                                                         created
     library IEEE;
        use IEEE.std_logic_1164.ALL;
     entity write_back is
     port(
11
     clk : in std_logic;
     rst : in std_logic;
     rst: in std_logic; writeback_in: in std_logic_vector(31 downto 0); —: in std_logic_vector(CPU_ADDR_WIDTH-1 downto 0); regdest_in: in std_logic_vector(4 downto 0); —: in std_logic_vector(CPU_REG_ADDR_WIDTH-1 downto 0); writeback_out: out std_logic_vector(31 downto 0); —: out std_logic_vector(CPU_ADDR_WIDTH-1 downto 0); regdest_out: out std_logic_vector(4 downto 0) —: out std_logic_vector(CPU_REG_ADDR_WIDTH-1 downto 0)
17
     );
19
     end entity write_back;
21
     architecture behavioral of write_back is
25
27
     process (rst, clk, writeback_in, regdest_in) is
         begin
29
            if(rst = '1') then
           writeback_out <= x"0000_0000";
regdest_out <= b"00000";</pre>
31
33
35
           else
37
               writeback_out <= writeback_in;</pre>
               regdest_out <= regdest_in;
41
           end if;
         end process;
     end architecture behavioral;
```

../src/vhdl/write_back.vhd