

# Lecture 2

## Instruction Sequencing

# Decimal and Binary

- Decimal  $8547 = 8*10^3 + 5*10^2 + 4*10^1 + 7*10^0$

- Common Form  $D = d_{n-1}d_{n-2} \dots d_1d_0$

$$V(D) = d_{n-1}*10^{n-1} + d_{n-2}*10^{n-2} \dots d_0*10^0$$

- Binary  $B = b_{n-1}b_{n-2} \dots b_1b_0$


$$V(B) = b_{n-1}*2^{n-1} + b_{n-2}*2^{n-2} \dots b_0*2^0$$

# Based Convert

- Binary to Decimal

$$\begin{aligned}(1101)_2 &= 1*2^3 + 1*2^2 + 0*2^1 + 1*2^0 \\ &= 8 + 4 + 1 \\ &= 13\end{aligned}$$

- Decimal to Binary

$$\begin{array}{r} 2 \overline{)13} \\ 2 \overline{)6} \\ 2 \overline{)3} \\ 2 \overline{)1} \\ \hline 0 \end{array} \quad \begin{array}{c} 1 \\ 0 \\ 1 \\ 1 \end{array} \quad 13 = 1101_2$$


# Octal

- Digits range from 0 to 7
- A single octal digit can be represented using 3 bits.
- A binary number can be converted to an octal number by taking a group of 3 bits, starting from the LSB (least significant bit)
- EX.  $(101011010111)_2$  = 101 011 010 111  
=  $(5327)_8$

# Hexadecimal

↓  
ໃຫຍ່ address ແລະ data ແລະ instruction ກົດນັກ

- Digits range from 0-9, A-F
- A single hexadecimal digit can be represented using 4 bits
- Ex.  $(AF25)_{16} = (1010 \underline{1111} \underline{0010} \underline{0101})_2$   
↳ ຈຸດໜ້າຂໍາແນວງນາຮັດຂົງຈົດຄອມພິບເຕອນ
- Octal and Hexadecimal numbers are used as shorthand notations for binary numbers.

# Number Representations

- Sign-and-magnitude
  - Similar to decimal numbering format.
  - An extra bit is used as a sign.
  - MSB = 0 : number is positive and MSB = 1 : number is negative
  - Ex.       $0101 = +5$  ,       $1101 = -5$
- 1's-complement
  - The negative number can be obtained by complementing each bit of the number including the sign bit (MSB)
  - Ex.       $0101 = +5$  ,       $-5 = 1010$
- 2's-complement
  - The negative number can be obtained by adding 1 to a 1's complement representation.
  - Ex.       $0101 = +5$  ,       $-5 = 1011$

# Number Representations

$B$	Values represented		
$b_3 b_2 b_1 b_0$	Sign and magnitude	1's complement	2's complement
0 1 1 1	+ 7	+ 7	+ 7
0 1 1 0	+ 6	+ 6	+ 6
0 1 0 1	+ 5	+ 5	+ 5
0 1 0 0	+ 4	+ 4	+ 4
0 0 1 1	+ 3	+ 3	+ 3
0 0 1 0	+ 2	+ 2	+ 2
0 0 0 1	+ 1	+ 1	+ 1
0 0 0 0	+ 0	+ 0	+ 0
1 0 0 0	- 0	- 7	- 8
1 0 0 1	- 1	- 6	- 7
1 0 1 0	- 2	- 5	- 6
1 0 1 1	- 3	- 4	- 5
1 1 0 0	- 4	- 3	- 4
1 1 0 1	- 5	- 2	- 3
1 1 1 0	- 6	- 1	- 2
1 1 1 1	- 7	- 0	- 1

## Addition of Sign-and-magnitude


- Although the simplest representation, adding two numbers of opposite signs can be complicated. We need to find a smaller number to be subtracted from the larger one
- The extra logic circuit will be needed to compare numbers.
- This representation is not used in computer systems nowadays

# Addition of 1's-complement

- In some cases, a correction is needed, which means an extra addition will have to be performed.
- The correction is done by adding the carry bit to the result.
- Ex.

$$\begin{array}{r} 5_+ \\ -2 \\ \hline 3 \end{array} \quad \begin{array}{r} 0101_+ \\ 1101 \\ \hline 10010_+ \\ \downarrow \\ 1 \\ \hline 0011 \end{array}$$

# Mod 16 System for 2's-complement Numbers





## Addition of 2's-complement

- Addition of 2's complement is simple. The carry out can be ignore.
- The addition can be done in the same way regardless of the sign.

- Ex.

$$\begin{array}{r} 5_+ \\ -2 \\ \hline 3 \end{array} \qquad \begin{array}{r} 0101_+ \\ \underline{1110} \\ 10011 \end{array}$$

ignore

# Arithmetic Overflow

ผลลัพธ์ ~ 00110010000000000000000000000000 หลังจากนั้นเสียหาย ~  
6/6 6+2 = 8 overflow สำหรับใน sig

សកເດືອນ sign ເຕັມກັນ

- Arithmetic Overflow occurs when addition or subtraction produce a result that doesn't fit within the significant bit used to represent the number.
  - Usually happens when 2 numbers have the same sign.
  - A circuit can be added to detect an overflow

$$\text{Overflow} = C_{n-1} + C_n$$

(C is a carry occurs from bit n)

# Arithmetic Overflow Example

- Ex.

$$\begin{array}{r} c_4 c_3 c_2 c_1 \\ +7_+ \\ +2 \\ \hline +9 \end{array} \quad \begin{array}{r} 0111_+ \\ \underline{0010} \quad C_3 = 1 \\ \underline{1001} \quad C_4 = 0 \end{array}$$

$C_3 + C_4 = 1 \longrightarrow$  overflow occurs

# Arithmetic Overflow Example

- Ex.

$$\begin{array}{r} c_4 c_3 c_2 c_1 \\ - 7_+ \\ + 2 \\ \hline - 5 \end{array} \quad \begin{array}{l} 1001_+ \\ \underline{0010} \quad C_3 = 0 \\ \underline{1011} \quad C_4 = 0 \end{array}$$

$$C_3 + C_4 = 0 \quad \longrightarrow \quad \text{no overflow}$$

# Memory Locations and Addresses


- Memory consists of a set of storage cells, where each cell stores 1 bit of information. A group of bits form a word, which is a unit use when retrieving the stored information
- Accessing a word need a distinct address. Memory address is typically a number from 0 to  $2^k-1$  , for some value k.  $2^k$  is the size of the address space.
- Ex. 32-bit address creates  $2^{32}$  (4 gig) address space




# Memory Locations

- 1 byte = 8 bits
- 1 word = 16 to 64 bits, normal is 32 bits
- Most computers have a byte-addressable memory.  
All bytes in one word usually are stored  
consecutively in the address space.
- If a word has 4 bytes, successive word locations are  
0,4,8,12,.....  
↓  
32 bits


# Byte Address




# Word Address



# Encoded Information



(a) A signed integer



(b) Four characters

# Big-endian and Little-endian



Word address

Big : Byte add. ຍໍາລັກນີ້ແມ່ນມາ

Byte address L 0 V E

0	0	1	2	3
4	4	5	6	7
	•			
$2^k - 4$	$2^k - 4$	$2^k - 3$	$2^k - 2$	$2^k - 1$

Big-endian assignment

Little : Byte add. ຍໍາລັກມານີ້ປັບປຸງ

Byte address L 0 V E

0	3	2	1	0
4	7	6	5	4
	•			
$2^k - 4$	$2^k - 1$	$2^k - 2$	$2^k - 3$	$2^k - 4$

Little-endian assignment

# Instruction Sequencing

# Instructions (1)

- A task carried out by a computer consists of a sequence of small steps.
- These small steps are called **instructions**.
- Ex
  - Adding 2 numbers
  - Testing condition (if)
  - Reading/writing a word
- So .. computer task is a *Instructions Sequencing*

## Instructions (2)

- There are four types of instructions, which are
  - Data transfers (between the memory and the processor)
  - Arithmetic and logic operations *☞ បច្ចនាពាណិជ្ជការណ៍ មែនឲ្យសែរឡើង*
  - Program control operations
  - I/O transfers
- Notations for machine instructions
  - Register Transfer Notation (RTN)
  - Assembly Notation

# Register Transfer Notation (RTN)

แบบหมายความว่าใน CPU

- Notations often used for data transfer
  - Processor's registers : R0, R1, ..., Rn
  - Memory locations : VAR, LOCA, A
  - I/O : DATAIN, DATAOUT
- The content in each location are denoted using a bracket ([R0])
  - $R1 \leftarrow [LOC]$  : put the content of the memory location, LOC, into register R1.
  - $R3 \leftarrow [R1] + [R2]$  : add the content of registers R1 and R2, and places the result into register R3.

# Assembly Notation

- Notations in assembly language format can be shown below

- Load R1, LOC  $\equiv$  R1  $\leftarrow$  [LOC]
- Add R3, R1, R2  $\equiv$  R3  $\leftarrow$  [R1] + [R2]



operation

source operands

destination operand

- Some processors use mnemonics instead Eng.
  - Ex. LD for Load from mem or ST for Store to mem

# Instruction Operands (1)

- ADD A, B, C (3 Operands)
  - A 3-address instruction possibly be too large to fit in a word of a reasonable size. We may need an instruction format that allows multiple words to be used for a single instruction, which make things more complex.
- ADD A, C (2 Operands)
  - A 2-address instruction can sometime fix the problem.

## Instruction Operands (2)

- For some machines, 2-address instructions are still too large to fit in one word. We can use a 1-address instruction, assuming that the second operand is stored in a fix location ( processor register call “accumulator”). *ACC → ໃນ Buffer រូមតារីវ register រុញុនុយន ADD*
  - Ex            ADD A     $\equiv$  add the content of A to the accumulator and save the result in the accumulator  
                  LOAD A     $\equiv$  copy the content of A to the accumulator  
                  STORE A  $\equiv$  copy the content of the accumulator to A

# RISC and CISC Instruction Sets


- All instructions in the set need to fit in one word to reduce the complexity and the number of different types of instructions, called Reduced Instruction Set Computer (RISC)

1 instruction ຈະມີຄວາມຍາວສ່ວນອື່ນ ແລ້ວ 1 word  
ກົດ = 1 word ນາອັດ instruction

- More complex instructions may span more than one word of memory per an instruction for specifically complicated task, called Complex Instruction Set Computer (CISC)

1 instruction ຈະມີຄວາມຍາວໃຫຍ່ສ່ວນອື່ນ

# Instruction execution: $C = [A] + [B]$



# Instructions Execution (1)

- Each instruction has two phases of execution, which are fetch and execution.
- Instruction is placed in the instruction register (IR), which is decoded to determine what operation is performed.
- In the mean time of operation PC is pointing to the next instruction <sup>*is not executed*</sup>

## Instructions Execution (2)

- A PC or a program counter is a register on a processor that holds the **address of the next instruction** to be executed.
- The address of the first instruction ( $i$ ) is placed in the PC, the processor fetches and executes the instruction, and the PC is incremented by 4 (assume byte addressable).
- After an instruction stored at  $i+12$  is executed, the PC will contain  $i+16$ , which should hold the first instruction of the next program.

# Branching Concept

- The following slides show programs that add  $n$  number together.
    - First program: No branch instruction is used
    - Second program: Uses a loop structure (via branch instruction) to optimize the program

PC է այս ՝>  $I_1$  : if (con)  
 լուրջ PC է այս ՝>  $I_2$  : XXX  
 ↓  
 լուրջ  $I_3$  : YYY  
 $I_4$  : ZZZ  
 Branch Instruction

# No Branching

	i	Load R0, NUM1
	i+4	Add R0, NUM2
	i+8	Add R0, NUM3
		.
		.
	i+4n-4	Add R0, NUMn
	i+4n	Store SUM, R0
		.
		.
SUM		
NUM1		
NUM2		
		.
		.
NUMn		

# Branching

# Program loop


## LOOP

SUM

NUM1

NUM2

NUMn




# Conditional Branching

- The branch instruction loads the new target address to the PC, instead of the next instruction in the sequence.
- Conditional branch, only causes a branch when the condition is met.
  - The instruction “Branch > 0 LOOP” causes a program to branch to the location, *LOOP* , when the result of the preceding instruction is > 0.

# Condition Codes with Flags

- Condition codes are used to determine the condition of the instruction so that a branch can be determined. These codes are grouped together and stored in status register.

- Flag Register
- N (negative), 1 if negative
  - V (overflow), 1 if arithmetic overflow
  - Z (zero), 1 if result is 0
  - C (carry), 1 if have carry-out



# Addressing Modes (1)

↳ *inversn operand vəg instruction*

- There are different ways in which the location of an operand is specified in an instruction.
- Address modes in modern processors are listed in the above table.
- Most variables and constants use two addressing modes, which are register and absolute modes.
- The absolute mode is also used for global variables.

# Addressing Modes (2)

Name	Assembly syntax	Addressing function
Immediate <small>ຕົວເລກຈະເຄົາມາກົດທຳ</small>	#Value	Operand = Value
Register	R <sub>i</sub>	EA = R <sub>i</sub>
Absolute (Direct) <small>ໃນພັດທະນາ</small>	R <sub>i</sub> , \$FFFF <small>ມີຫຼັບ address FFFF ໃຫ້ຄວາມ value</small> LOC	EA = LOC
Indirect <small>ມີວັດທະນາ</small>	(R <sub>i</sub> ) (LOC)	EA = [R <sub>i</sub> ] EA = [LOC]
Index	X(R <sub>i</sub> )	EA = [R <sub>i</sub> ] + X
Base with index	(R <sub>i</sub> , R <sub>j</sub> )	EA = [R <sub>i</sub> ] + [R <sub>j</sub> ]
Base with index and offset	X(R <sub>i</sub> , R <sub>j</sub> )	EA = [R <sub>i</sub> ] + [R <sub>j</sub> ] + X
Relative	X(PC)	EA = [PC] + X
Autoincrement	(R <sub>i</sub> ) +	EA = [R <sub>i</sub> ]; Increment R <sub>i</sub> ;
Autodecrement	-(R <sub>i</sub> )	Decrement R <sub>i</sub> ; EA = [R <sub>i</sub> ];

EA = effective address ກົດຍຸກຕົວເລກຈຳກັດທີ່ operand ໃຫ້ value ຍຸດ

Value = a signed number


# Immediate Addressing Mode

- Immediate mode : Move R0, #200
  - Moves the value, 200, into the register R0
- $A = B+6$  can be translated to
- Load R1, B  
Add R1, #6  
Store A, R1


# Indirect Addressing Mode (1)

- In the Indirect mode, the effective address is the content of a register or a memory location.
- Indirect mode can be used to implement the concept of pointers in a high-level language.

# Indirect Addressing Mode (2)



**(a) Through a general-purpose register**



**(b) Through a memory location**

# Indirect Addressing Mode (3)

Add n numbers together (Use R2 as a pointer)


Address	Content
	Load R1, N
	Load R2, #NUM1
	Clear R0
→ LOOP	Add R0, (R2)
	Add R2, #4
	Decrement R1
	Branch>0 LOOP
	Store SUM, R0

# Index Addressing Mode (1)


- In the index mode, the effective address is generated by adding a constant value to the content of the register.

$$X(Ri) \longrightarrow ea = [Ri] + X$$

# Index Addressing Mode (2)




**(a) Offset is given as a constant**



**(b) Offset is in the index register**

# Index Addressing Mode (3)

A program uses a 2 dimensional array of  $4 \times n$ . There are  $n$  students in the class and each student takes 3 exams. The program calculate the accumulative score for each test.



# Index Addressing Mode (4)

Index addressing mode is used in the program. R0 only changes in the last 'add' instruction (move to the next student).

---

Load	R0, #LIST
Clear	R1
Clear	R2
Clear	R3
Load	R4, N
→ LOOP	
Add	R1, 4(R0)
Add	R2, 8(R0)
Add	R3, 12(R0)
Add	R0, #16
Decrement	R4
Branch>0	LOOP
Store	SUM1, R1
Store	SUM2, R2
Store	SUM3, R3

---

# Relative Addressing Mode

- Relative mode: is similar to the index mode, except that a PC is used instead of a general purpose register. This mode can be used to specify target address in branch instructions

# Autoincrement/autodecrement Modes

- Autoincrement  $(R_i) +$  and Autodecrement  $-(R_i)$

$EA = [R_i]$   
 $INC R_i$

$DEC R_i$   
 $EA = [R_i]$

- These two modes combine 2 instructions, which are Load and Increment/Decrement.