{"payload":{"header_redesign_enabled":false,"results":[{"id":"328244614","archived":false,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"PaletiKrishnasai/Computer-Architecture","hl_trunc_description":"Hardware designs modelled with verilog ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":328244614,"name":"Computer-Architecture","owner_id":54117066,"owner_login":"PaletiKrishnasai","updated_at":"2021-03-09T15:18:24.353Z","has_issues":true}},"sponsorable":false,"topics":["cache","verilog","hardware-designs","computer-architecture","floating-point-multiplication","register-file","floating-point-adder","pipelined-risc","logic-unit"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253APaletiKrishnasai%252FComputer-Architecture%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/PaletiKrishnasai/Computer-Architecture/star":{"post":"DBD-b-QDSluisZY5Iz5EGzUY5RNuV6TXEBxypQrR8bOX6Ha_v6e2iXcM6yW8slf0t8XqxGc7wu4vHD1xQRPLEA"},"/PaletiKrishnasai/Computer-Architecture/unstar":{"post":"QqfJQcZoqxs8MbTJDPJ4-AlwyRRij-q_JwFBIijbyl5F2E3kIdkzg7UG9HVXdXEvo52yyTua19MVuhKfJb7FWQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"29ZviYcs-FZRdsxdb1t44_ybT8wepDFjDJUBriOoTnpl9PSdvQP4ZGInqblVwVBGa1yx3hRAby8OgMbGc4y2DQ"}}},"title":"Repository search results"}