JATA_TIOW.V ^ TDZ.V ^ UNTITIED IU ^

C:/Users/Pyami/verilog/verilog.srcs/sources_1/new/data_flow.v

```
1 👨
        module data_flow(a,b,and_out,or_out,nand_out,nor_out,notb_out,xor_out,xnor_out);
2
        input a,b;
3
        output and_out,or_out,nand_out,nor_out,notb_out,xor_out,xnor_out;
    0
       assign and_out=a&b;
4
5
    O assign or out=a|b;
    O | assign nand_out=~(a&b);
 6
    O | assign nor_out=~(a|b);
7
    O assign notb_out=~b;
8 i
    O assign xor out=a^b;
9
    O | assign xnor_out=~(a^b);
10 :
11 🖨
        endmodule
12
```

logic gates.v × Untitled 1 ×

C:/Users/Pyami/verilog/verilog.srcs/sources_1/new/logic gates.v

```
X 🔳 🖈 X // 🞟 Ω
1 :
2 🖯
        module logic_gates (a,b,and_out,or_out,nand_out,nor_out,n_out,xor_out,xnor_out);
3 :
        input a,b;
 4
        output and_out,or_out,nand_out,nor_out,n_out,xor_out,xnor_out;
5
     O and al(and_out,a,b);
     O or a2 (or_out,a,b);
 6 !
    o hand a3(nand_out,a,b);
 7
8
    O nor a4 (nor_out,a,b);
9
     O not a5 (n out,b);
     (xor a6(xor_out,a,b);
10 !
11
     o |xnor a7(xnor_out,a,b);
12 🖨
        endmodule
13
```



C:/Users/Pyami/verilog/verilog.srcs/sim_1/new/tb2.v

```
10
         module tb2();
         reg a,b;
2
3
         wire and_out,or_out,nand_out,nor_out,notb_out,xor_out,xnor_out;
         data flow uut (
 4
5
           .a(a),
6
           .b(b),
7
           .and out (and out),
8
           .or out (or out),
9
           .notb out (notb out),
10
           .nand out (nand out) ,
           .nor out (nor out),
11
12
           .xor_out(xor_out),
13
           .xnor out (xnor out)
14
         );
15 ⊖
         initial
16 🖯
        begin
17 !
         a=0; b=0; #10
18
         a=0; b=1; #10
         a=1; b=0; #10
19 i
20 1
         a=1; b=1; #10
21
          a=0; b=0; #10
22
          $finish;
23 🖨
         end
24 🖨
         endmodule
25
```

Name	Value	0 ns	5 ns	10 ns	15 ns	20 ns	25 ns	30 ns	35 ns	40 ns	45 ns
↓ a	0										
₩ b	0										
and_out	0							Commence of the Commence of th			
or_out	0										
and_out	1	1,									
nor_out	1										
n_out	1										
xor_out	0										
™ xnor_out	1										