## LAPU-128 Instruction Set Reference

v0.6 (Draft) — September 13, 2025

#### Abstract

This document outline the 128-bit instruction formats for LAPU-128, focused on complex arithmetic and vector descriptors. LAPU-128 is small focused ISA designed perform complex tensor operations in an embedded environment. The following page shows the canonical XL, XC, XV, and XM encodings with 8-bit tick marks.

2

## Core Instruction Formats (128-bit)

### R-Type: Register-to-Register operations of either complex scalar or complex vector types

(	0	8	16 24	32	40	48	56	64	72	80	88	96	104	112	120	127
	opcode	subop	flags		rs1 rs2	imm16						rved				
	[127:120]	[119:112]	[111:96]	[95:93]92	2:90[89:87]	[86:71]					[70	0:0]				

### I-type: Immediate operations of just complex scalars

0	8	16 24	32	40	48 5	56	64	72	80	88	96	104	112	120	127	
opcode	subop	flags	rd rs1						imm_90							lτ
[127:120]	[119:112]	[111:96]	[95:93]92:9	<b>)</b> ]					[89:0]						[	[ 1

## J (conditional jump, 128-bit descriptor)

0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120	127	
opc [127:120]	subop [119:112]		flags16 [111:96]	rs1 [95:93	]	offs33 (PC	_rel)					reserved [59:0]					JX

### S-type: matrix-bank load/store, 128-bit

0		16 24	32	40	48	56	64	72	80	88	96	104	112	120	127	
opc [127:120]	subop [119:112]	flags		mbid (2)	idx16 [87:72]		len16 [71:56]				rs <sup>-</sup> [55:					$\left. \left. \right. \right\}$ S-type (Vecto

## Register Layout

### Architectural Registers (Summary)

Class	Names	Width / Elements	Notes
Scalar (complex)	s0s7	$128 \mathrm{b} \mathrm{each} (\mathrm{complex} \mathrm{Q}32.32 +\mathrm{Q}32.32)$	s0 is hard-wired to 0. $s1$ is
			the conventional branch
			predicate $(0/1)$ .
Vector (complex)	v0v7	VLEN elements; each element 128 b complex	v0 is hard-wired to
			all-zeros. Vector ops always
			operate on all VLEN
			elements.

### **Vector Length**

**VLEN** is a hardware/HDL parameter fixed at synthesis time. It is constant at runtime. All vector instructions operate over the entire range [0, VLEN - 1].

### Complex Number Format (Q32.32 + Q32.32)

Each scalar register and each vector element encodes a complex value (Re, Im) in fixed point:

$$\text{Re}, \text{Im} \in \text{Q32.32 two's complement} \quad \Rightarrow \quad x_{\text{real}} = \frac{X_{\text{int}}}{2^{32}}, \ \ x_{\text{imag}} = \frac{Y_{\text{int}}}{2^{32}}.$$

The 128-bit complex is stored little-endian in memory with **Re at the lower address** and **Im at the higher address**. Each half (Re or Im) is a 64-bit two's-complement fixed-point integer with 32 integer bits and 32 fractional bits.

#### **Endianness**

Instruction words  $(128\,\mathrm{b})$  and data are little-endian. For complex numbers in memory: bytes for Re precede bytes for Im.

#### Zero Registers

The following are architecturally fixed to zero and never written:

$$s0 \equiv 0$$
 (complex zero),  $v0[i] \equiv 0 \ \forall i \in [0, \text{VLEN} - 1].$ 

# Instruction Semantics

# R-type — Register-to-Register (complex)

## Scalar

Table 2: Operate on scalar registers  $({\tt s*})$ 

Mnemonic	subop	Operands	Effect	Notes
cadd.c	0x00	d, a, b	$d \leftarrow a + b$	Truncating Q32.32+Q32.32.
csub.c	0x01	d, a, b	$d \leftarrow a - b$	Truncating.
cmul.c	0x02	d, a, b	$d \leftarrow a \times b$	Widen internally, truncate to Q32.32+Q32.32.
cdiv.c	0x03	d, a, b	$d \leftarrow a \div b$	$(a\bar{b})/ b ^2$ ; if $ b =0$ then d:= 0.
cneg.c	0x10	d, a	$d \leftarrow -a$	Two's-complement both halves.
conj.c	0x20	d, a	$d \leftarrow \operatorname{conj}(a)$	Negate imaginary half.
csqrt.c	0x26	d, a	$d \leftarrow \sqrt{a}$	Principal complex root; widen internally, truncate to
cabs2.c	0x21	d, a	$\mathbf{d}_{\mathrm{re}} \leftarrow \Re(a)^2 + \Im(a)^2,  \mathbf{d}_{\mathrm{im}} \leftarrow 0$	Q32.32+Q32.32. Magnitude <sup>2</sup> ; widen then truncate.
cabs.c	0x22	d, a	$d_{re} \leftarrow \sqrt{\Re(a)^2 + \Im(a)^2}, d_{im} \leftarrow 0$	Fixed-point $\sqrt{\cdot}$ ; truncating.
creal.c	0x50	d, a	$\mathbf{d}_{\mathrm{re}} \leftarrow \Re(a), \ \mathbf{d}_{\mathrm{im}} \leftarrow 0$	Extract real.
cimag.c	0x51	d, a	$d_{re} \leftarrow \Im(a), d_{im} \leftarrow 0$	Extract imaginary to real half.
crecip.c	0x25	d, a	$d \leftarrow 1 \div a$	$(\overline{a})/ a ^2$ ; if $a=0$ then d:= 0.
cscale.c	0x30	d, a, t	$\mathbf{d} \leftarrow a \times t$	Real scale $t$ (Q32.32); widen
cmadd.c	0x33	d, a, b, c	$\mathbf{d} \leftarrow a \times b + c$	then truncate. Fused complex MAD; one rounding.
cmaxabs.c	0x62	d, a, b	$d \leftarrow \arg\max_{x \in \{a,b\}}  x $	Ties pick a.
cminabs.c	0x63	d, a, b	$d \leftarrow \arg\min_{x \in \{a,b\}}  x $	Ties pick a.

## Vector

Table 3: Operate on vector registers (v\*); always over all VLEN elements

Mnemonic	$\operatorname{subop}$	Operands	Effect	Notes
cadd.v	0x10	vD, vA, vB	$vD[i] \leftarrow vA[i] + vB[i]$	Saturating per lane.
csub.v	0x11	vD, vA, vB	$vD[i] \leftarrow vA[i] - vB[i]$	Saturating per lane.
cmul.v	0x12	vD, vA, vB	$vD[i] \leftarrow vA[i] \times vB[i]$	Complex lane-wise multiply.
cmac.v	0x13	vD, vA, vB	$vD[i] \leftarrow vD[i] + vA[i] \times vB[i]$	Fused complex MAC per lane.
cdiv.v	0x16	vD, vA, vB	$vD[i] \leftarrow vA[i] \div vB[i]$	$(a\overline{b})/ b ^2$ per lane; if $ b =0$
				then lane: $=0$ .
conj.v	0x21	vD, vA	$vD[i] \leftarrow conj(vA[i])$	Lane-wise conjugate.
dotc	0x30	$\mathrm{sD},\mathrm{vA},\mathrm{vB}$	$\mathrm{sD} \leftarrow \sum_{\substack{i=0 \ \mathrm{VLEN}-1}}^{\mathrm{VLEN}-1} \mathrm{conj}(vA[i]) \cdot vB[i]$	Reduce to scalar sD.
dotu	0x36	$sD,\bar{A},\bar{B}$	$sD \leftarrow \sum_{i=0}^{n} A[i] B[i]$	Complex dot (no conjugation).
iamax.v	0x33	sD, vA	$\mathrm{sD} \leftarrow \arg\max_{i}  vA[i] $	Index $(0VLEN-1)$ in sD real half; imag:=0.
sum.v	0x34	sD, $\bar{A}$	$sD \leftarrow \sum_{i=0}^{\text{VLEN}-1} \cancel{M}[i]$	Complex sum; reduces to scalar.

Mnemonic	subop	Operands	Effect	Notes
asum.v	0x35	$\mathrm{sD}, \bar{\mathrm{A}}$	$sD_{\mathrm{re}} \leftarrow \sum_{i=0}^{\mathrm{VLEN}-1}  \mathcal{Y}[i] , \ sD_{\mathrm{im}} \leftarrow 0$	Sum of magnitudes (real result).

## I-type — Immediate (scalars only)

Table 4: I-type: Immediate operations (scalar complex)

Mnemonic	$\mathbf{subop}$	Operands	Effect	Notes
cloadi	0x00	sD, cIMM	$sD \leftarrow cIMM$	cIMM packed in imm_90 (Re/Im per spec).
cadd_i	0x01	sD, sA, cIMM	$sD \leftarrow sA + cIMM$	Saturating.
cmul_i	0x02	sD, sA, cIMM	$sD \leftarrow sA \times cIMM$	Widen then clamp to Q32.32.

# J-type — Conditional Jump

Table 5: J-type: Conditional jump (single predicate)

Mnemonic	$\mathbf{subop}$	Operands	Effect	Notes
jrel	0x00	offs33	If $s1 \neq 0$ : PC $\leftarrow$ PC + offs33 (instruction-relative).	$s0 \equiv 0$ ; $s1$ is the conventional branch predicate $(0/1)$ .

## S-type — Matrix-bank Vector Load/Store (stride implicit)

Table 6: S-type: Matrix-bank vector load/store

Mnemonic	$\mathbf{subop}$	Operands	Effect	Notes
vld	0x00	vD, mbid, rc, idx16, len16	Load into vD the sequence: if $rc=0$ : $(r=idx16, c=0L-1)$ , if $rc=1$ : $(r=0L-1, c=idx16)$ , where $L=len16$ if nonzero, else $L=VLEN$ .	Row stride = 1; column = VLEN. Elements are 1 complex (Re then Im).
vst	0x01	vS, mbid, rc, idx16, len16	Store from vS to the same address pattern as vld.	Vectors cover all lanes where $L=VLEN$ .