LAPU-128 Instruction Set Reference

v0.6 (Draft) — October 14, 2025

Abstract

This document outlines the 128-bit instruction formats for LAPU-128, focused on complex arithmetic and vector descriptors. LAPU-128 is a small, focused ISA designed to perform complex tensor operations in an embedded environment. The following page shows the canonical XL, XC, XV, and XM encodings with 8-bit tick marks.

Core Instruction Formats (128-bit)

R-Type: Register-to-Register operations of either complex scalar or complex vector types

0	8	16 24	32	40	48	56 64	72	80	88	96	104	112	120	127	
opcode [127:120]	subop [119:112]	flags [111:96]	rd rs [95:93 [92:	s1 rs2 :90[89:87]	imm16 [86:71]					rved 0:0]					R

I-type: Immediate operations of just complex scalars

0	8	16 24	32	40	48 5	56	64	72	80	88	96	104	112	120	127	
opcode	subop	flags	rd rs1						imm_90						→)	lτ
[127:120]	[119:112]	[111:96]	[95:93]92:9)]					[89:0]						[[1

J (conditional jump, 128-bit descriptor)

0	8	16	24 3	32	40	48	56	64	72	80	88	96	104	112	120	127	
opc [127:120]	subop [119:112]		0.	rs1 [95:93]		offs33 (PC [92:60	_rei)					reserved [59:0]	!				JX

S-type: matrix-bank load/store (scalar & vector), 128-bit $_0$ $_8$ $_{16}$ $_{24}$ $_{32}$ $_{40}$ $_{48}$ $_{56}$ $_{64}$ $_{72}$ $_{80}$ $_{88}$ $_{96}$

U		8	10 2	1 32	i	40 4	:8 o	00 04	12	80	8	58	96	104	112	120	121	
	opc 27:120]	subop [119:112]	FLAG [111:		eg3 mbid 5:93[92:89]	i16 [88:73]	j16 [72:57]		len16 [56:41]				rsv [40:0]				S-type (stride

Register Layout

Architectural Registers (Summary)

Class	Names	Width / Elements	Notes
Scalar (complex)	s0s7	$128 \mathrm{b} \mathrm{each} (\mathrm{complex} \mathrm{Q}32.32 +\mathrm{Q}32.32)$	s0 is hard-wired to 0. $s1$ is
			the conventional branch
			predicate $(0/1)$.
Vector (complex)	v0v7	VLEN elements; each element 128 b complex	v0 is hard-wired to
			all-zeros. Vector ops always
			operate on all VLEN
			elements.

Vector Length

VLEN is a hardware/HDL parameter fixed at synthesis time. It is constant at runtime. All vector instructions operate over the entire range [0, VLEN - 1].

Complex Number Format (Q32.32 + Q32.32)

Each scalar register and each vector element encodes a complex value (Re, Im) in fixed point:

$$\text{Re}, \text{Im} \in \text{Q32.32 two's complement} \quad \Rightarrow \quad x_{\text{real}} = \frac{X_{\text{int}}}{2^{32}}, \ \ x_{\text{imag}} = \frac{Y_{\text{int}}}{2^{32}}.$$

The 128-bit complex is stored little-endian in memory with **Re at the lower address** and **Im at the higher address**. Each half (Re or Im) is a 64-bit two's-complement fixed-point integer with 32 integer bits and 32 fractional bits.

Endianness

Instruction words $(128\,\mathrm{b})$ and data are little-endian. For complex numbers in memory: bytes for Re precede bytes for Im.

Zero Registers

The following are architecturally fixed to zero and never written:

$$s0 \equiv 0$$
 (complex zero), $v0[i] \equiv 0 \ \forall i \in [0, \text{VLEN} - 1].$

Matrix Banks

There will be 4 matrix banks to choose from. Each matrix bank is a square matrix of side N times VLEN where N is some predefined integer greater than 1. The matrix bank will be accessed either through scalar (individual) read/writes or vector read/writes. Vector read/writes will access vectors in either row or major column order and will have no overlap between each other in either mode.

Instruction Semantics

R-type — Register-to-Register (complex)

OPCODE: 0x01

Description

These are register to register operations involve either two vectors, two scalars, or a vector and a scalar. To determine mapping check bit position [97:96] under flags. Additionally each subop code range will be defined per mapping

$$f(s_1, s_2) \mapsto s \in S \quad 00$$

$$f(\mathbf{v}_1, \mathbf{v}_2) \mapsto \mathbf{v} \in V \quad 01$$

$$f(\mathbf{v}_1, \mathbf{v}_2) \mapsto s \in S \quad 10$$

$$f(\mathbf{v}, s) \mapsto \mathbf{v} \in V \quad 11$$

Encoding notes: The mapping selector lives in flags[97:96]. Field imm16 is currently unused and must be zero. All reserved bits [70:0] must be zero.

Scalar ops (unary and binary)

Table 2: Scalar register ops (s*): S \rightarrow S and S \times S \rightarrow S

Mnemonic	subop	Operands	Effect	Notes
$\overline{Unary: S \rightarrow S}$	S			
cneg	0x00	d, a	$d \leftarrow -a$	Two's-complement both halves.
conj	0x01	d, a	$d \leftarrow conj(a)$	Negate imaginary half.
csqrt	0x02	d, a	$d \leftarrow \sqrt{a}$	Principal root; widen, then truncate to Q32.32+Q32.32.
cabs2	0x03	d, a	$\mathbf{d}_{\mathrm{re}} \leftarrow \Re(a)^2 + \Im(a)^2, \mathbf{d}_{\mathrm{im}} \leftarrow 0$	Magnitude ² ; widen then truncate.
cabs	0x04	d, a	$d_{re} \leftarrow \sqrt{\Re(a)^2 + \Im(a)^2}, d_{im} \leftarrow 0$	Fixed-point $\sqrt{\cdot}$; truncating.
creal	0x05	d, a	$\mathbf{d}_{\mathrm{re}} \leftarrow \Re(a), \ \mathbf{d}_{\mathrm{im}} \leftarrow 0$	Extract real.
cimag	0x06	d, a	$d_{re} \leftarrow \Im(a), d_{im} \leftarrow 0$	Extract imaginary to real half.
crecip	0x07	d, a	$d \leftarrow 1 \div a$	$(\overline{a})/ a ^2$; if $a=0$ then d:= 0.
Binary: $S \times S$	$S \to S$			
cadd	0x08	d, a, b	$d \leftarrow a + b$	Truncating Q32.32+Q32.32.
csub	0x09	d, a, b	$d \leftarrow a - b$	Truncating.
cmul	0x0A	d, a, b	$d \leftarrow a \times b$	Widen internally, truncate to Q32.32+Q32.32.
cdiv	0x0B	d, a, b	$d \leftarrow a \div b$	$(a\overline{b})/ b ^2$; if $ b =0$ then d:= 0.
cmaxabs	0x0C	d, a, b	$d \leftarrow \arg\max_{x \in \{a,b\}} x $	Ties pick a.
cminabs	0x0D	d, a, b	$d \leftarrow \arg\min_{x \in \{a,b\}} x $	Ties pick a.
cmplt.re	0x0E	d, a, b	$d_{re} \leftarrow 1 \text{ if } \Re(a) < \Re(b) \text{ else } 0; \ d_{im} \leftarrow 0$	Ignores imaginary parts of a and b.
cmpgt.re	0x0F	d, a, b	$d_{re} \leftarrow 1 \text{ if } \Re(a) > \Re(b) \text{ else } 0; \ d_{im} \leftarrow 0$	Ignores imaginary parts of a and b.
cmple.re	0x10	d, a, b	$d_{re} \leftarrow 1 \text{ if } \Re(a) \leq \Re(b) \text{ else } 0; \ d_{im} \leftarrow 0$	Ignores imaginary parts of a and b .

$Vector \, \to \, Vector$

Table 3: Lane-wise vector ops (v*): $V \to V$ and $V \times V \to V$

Mnemonic	subop	Operands	Effect	Notes
vadd	0x00	vD, vA, vB	$vD[i] \leftarrow vA[i] + vB[i]$	Saturating per lane.
vsub	0x01	vD, vA, vB	$vD[i] \leftarrow vA[i] - vB[i]$	Saturating per lane.
vmul	0x02	vD, vA, vB	$vD[i] \leftarrow vA[i] \times vB[i]$	Complex lane-wise multiply.
vmac	0x03	vD, vA, vB	$vD[i] \leftarrow vD[i] + vA[i] \times vB[i]$	Fused complex MAC per lane.
vdiv	0x04	vD, vA, vB	$vD[i] \leftarrow vA[i] \div vB[i]$	$(a\overline{b})/ b ^2$; if $ b =0$ then
				lane:=0.
vconj	0x05	vD, vA	$vD[i] \leftarrow conj(vA[i])$	Lane-wise conjugate.

$\mathbf{Vector} \ / \ \mathbf{Vector} \ \to \mathbf{Scalar} \ (\mathbf{reductions})$

Table 4: Reductions to scalar: $V \to S$ and $V \times V \to S$

Mnemonic	subop	Operands	Effect	Notes
dotc	0x00	sD, vA, vB	$sD \leftarrow \sum_{\substack{i=0 \ \text{VLEN}-1}}^{\text{VLEN}-1} \operatorname{conj}(vA[i]) \cdot vB[i]$	Reduce to scalar sD.
dotu	0x01	sD,\bar{A},\bar{B}	$sD \leftarrow \sum \mathcal{N}[i] \mathcal{B}[i]$	Complex dot (no conjugation).
iamax	0x02	sD, vA	$sD \leftarrow \underset{\text{VLEN}-1}{\operatorname{arg} \max_{i} vA[i] }$	Index in \mathtt{sD} real half; imag:=0.
sum	0x03	$\mathrm{sD}, \bar{\mathrm{A}}$	$sD \leftarrow \sum_{i=0} M[i]$	Complex sum; reduces to scalar.
asum	0x04	$\mathrm{sD},\bar{\mathrm{A}}$	$sD_{\mathrm{re}} \leftarrow \sum_{i=0}^{\mathrm{VLEN}-1} N\!\!\!/[i] , \ sD_{\mathrm{im}} \leftarrow 0$	Sum of magnitudes (real result).

$Vector \times Scalar \rightarrow Vector (broadcast per lane)$

Table 5: Vector–scalar broadcast ops: V × S \rightarrow V

Mnemonic	\mathbf{subop}	Operands	Effect	Notes
vsadd	0x18	vD, vA, sB	$vD[i] \leftarrow vA[i] + sB$	Broadcast add; saturating per lane.
vssub	0x19	vD, vA, sB	$vD[i] \leftarrow vA[i] - sB$	Broadcast sub (vector minus scalar); saturating per lane.
vsmul	0x1A	vD, vA, sB	$vD[i] \leftarrow vA[i] \times sB$	Complex lane-wise multiply by complex scalar; widen then truncate.
vsdiv	0x1B	vD, vA, sB	$vD[i] \leftarrow vA[i] \; \div \; sB$	truncate. $(a \bar{b})/ b ^2$ per lane; if $ sB =0$ then lane:=0.

I-type — Immediate (scalars only)

OPCODE: 0x02

Description

 imm_90 is a complex number split into two 45-bit **signed** fixed-point halves (Q22.23, two's complement), packed as:

$$Re \rightarrow imm_90[44:0], Im \rightarrow imm_90[89:45].$$

Table 6: I-type: Immediate operations (scalar complex)

Mnemonic	subop	Operands	Effect	Notes
cloadi	0x00	sD, cIMM	$sD \leftarrow cIMM$	cIMM packed in imm_90 (Re/Im per above).
cadd_i	0x01	sD, sA, cIMM	$sD \leftarrow sA + cIMM$	Saturating per scalar; Q32.32 truncation as needed.
cmul_i	0x02	sD, sA, cIMM	$sD \leftarrow sA \times cIMM$	Widen internally, clamp/truncate to Q32.32.
csub_i	0x03	sD, sA, cIMM	$sD \leftarrow sA - cIMM$	Saturating; truncation semantics match csub.c.
cdiv_i	0x04	sD, sA, cIMM	$sD \leftarrow sA \div cIMM$	$(sA \overline{\text{cIMM}})/ \text{cIMM} ^2$; if $ \text{cIMM} =0$ then sD:=0.
cmaxabs_i	0x05	sD, sA, cIMM	$sD \leftarrow \arg\max_{x \in \{sA, cIMM\}} x $	Ties pick sA.
cminabs_i	0x06	sD, sA, cIMM	$sD \leftarrow \arg\min_{x \in \{sA, cIMM\}} x $	Ties pick sA.
cscale_i	0x10	sD, sA, rIMM		Real scale rIMM packed in imm_90 as Q22.23 with $Im=0$.

J-type — Conditional Jump

OPCODE: 0x03

Table 7: J-type: Conditional jump (single predicate)

Mnemonic	\mathbf{subop}	Operands	Effect	Notes
jrel	0x00	offs33	If $s1 \neq 0$: PC \leftarrow PC + offs33 (instruction-relative).	Encoding: offs33 is signed two's complement in instruction units (128-bit words); base is the address of this instruction. Field rs1 must be 001b (predicated on s1). All flags16 and reserved bits must be zero.

S-type — Matrix-bank Vector Load/Store (stride implicit)

OPCODE: 0x04

Table 8: S-type: Matrix-bank vector load/store

Mnemonic	subop	Operands	Effect	Notes
vld	0x00	vD, mbid, rc, idx16, len16	Load into vD the sequence: if $rc=0$: $(r=idx16,\ c=0L-1),$ if $rc=1$: $(r=0L-1,\ c=idx16),$ where $L=len16$ if nonzero, else $L=VLEN$.	Encoding: FLAGS16.rc bit 111 (MSB of FLAGS1 rc=0 means row, rc=1 rcolumn. Fields idx16 an len16 are unsigned 16-len16=0 selects $L = VL$ Row stride = 1; column = $VLEN$. Elements are 1 complex (Re then Im).
vst	0x01	vS, mbid, rc, idx16, len16	Store from vS to the same address pattern as vld.	Same encoding and field conventions as vld.

Mnemonic	\mathbf{subop}	Operands	Effect	Notes
sld.xy	0x02	sD, mbid, x16, y16	Load the single element at coordinates $(r=y16, c=x16)$ from matrix-bank mbid into scalar register sD.	Coordinates are 0-based unsigned 16-bit. Map $x16 \rightarrow i16$ [88:73], $y16 \rightarrow j16$ [72:57]. Eleme size is one 128-bit complethen Im). Out-of-bounds coordinates trap.
sst.xy	0x03	sS, mbid, x16, y16	Store scalar sS to the element at $(r=y16, c=x16)$ in matrix-bank mbid.	Same addressing and training rules as sld.xy. Mapping $x16 \rightarrow i16$ [88:73], $y16 \rightarrow j16$ [72:57].

Global encoding rules. Unless otherwise specified, all reserved fields are must-be-zero and all currently unused fields are encoded as zero.