

WHEN\_DISABLED

2

ENABLE

SET

RST

OUT

1

Timestamp (125MHz FPGA clock ticks)