{"payload":{"header_redesign_enabled":false,"results":[{"id":"281180880","archived":false,"color":"#DAE1C2","followers":6,"has_funding_file":false,"hl_name":"Panda-Cores/PandaZero","hl_trunc_description":"A pipelined, in-order implementation of the RV32I ISA","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":281180880,"name":"PandaZero","owner_id":68559615,"owner_login":"Panda-Cores","updated_at":"2020-08-09T12:48:51.261Z","has_issues":true}},"sponsorable":false,"topics":["riscv","pipeline-processor","risc-v","rv32i","riscv32"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253APanda-Cores%252FPandaZero%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/Panda-Cores/PandaZero/star":{"post":"vXZMu2IPj2zhe-smao1_5S3QCN52LGJglfEWLQPhwX9TYQYyox0hnuqo_cKLGYqOKo-854hllPO4E-rNAqGsQw"},"/Panda-Cores/PandaZero/unstar":{"post":"TmClmfztjfdsvDglf1Jm_F6PdFYUWLgeTnEIh482fEU2jmgjJvXIpaDXfRsJOacQJMIP6T9D93lQ_EwKyacZdQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"xGe_czfHCPFzxAzku-7XE11aHfTaN_b3RiOOp2pXGdbzjrd6Y4lMWdHPucNlWFZ_tcaUQiaHr0OqbEgP20ohuQ"}}},"title":"Repository search results"}