

Σχεδίαση Ψηφιακών Συστημάτων ΕΞΑΜΗΝΙΑΙΑ ΑΣΚΗΣΗ ΘΕΩΡΙΑΣ ΜΕΡΟΣ 05

Τμήμα Μηχανικών Πληροφορικής & Υπολογιστών

(Καθηγητής: Ιωάννης Βογιατζής)

Μάρκος Παντελιδάκης - 18390228 - <u>ice18390228@uniwa.gr</u>

1. <u>Καταχωρητής 4-bits</u>

```
LIBRARY ieee;
                                 USE ieee.std_logic_l164.all;
      3 □ ENTITY reg4 IS PORT (
                                                                 D: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                                                              Resetn, Clock: IN STD_LOGIC;
                                                   Q: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
       6 | Q: OUT
7 | END reg4;
      8 ARCHITECTURE behavioral OF reg4 IS
9 BEGIN
10 PROCESS (Resetn, Clock) BEGIN
11 Process (Resetn, Clock) BEGIN
12 Q <= "00000";
13 Process (Resetn, Clock) BEGIN
14 Process (Resetn, Clock) BEGIN
15 Process (Resetn, Clock) BEGIN
16 Process (Resetn, Clock) BEGIN
17 Process (Resetn, Clock) BEGIN
18 Process (Resetn, Clock) BEGIN
19 Process (Resetn, Clock) BEGIN
10 Process (Resetn, Clock) BEGIN
11 Process (Resetn, Clock) BEGIN
12 Process (Resetn, Clock) BEGIN
13 Process (Resetn, Clock) BEGIN
14 Process (Resetn, Clock) BEGIN
15 Process (Resetn, Clock) BEGIN
16 Process (Resetn, Clock) BEGIN
17 Process (Resetn, Clock) BEGIN
18 Process (Resetn, Clock) BEGIN
19 Process (Resetn, Clock) BEGIN
10 Process (Resetn, Clock) BEGIN
10 Process (Resetn, Clock) BEGIN
10 Process (Resetn, Clock) BEGIN
11 Process (Resetn, Clock) BEGIN
12 Process (Resetn, Clock) BEGIN
13 Process (Resetn, Clock) BEGIN
14 Process (Resetn, Clock) BEGIN
15 Process (Resetn, Clock) BEGIN
16 Process (Resetn, Clock) BEGIN
17 Process (Resetn, Clock) BEGIN
18 Process (Resetn, Clock) BEGIN
19 Process (Resetn, Clock) BEGIN
10 Process (Resetn, Clock) BEGIN
11 Proce
                                                                                     ELSIF rising_edge(Clock) THEN
 14
                                                                                                                  Q <= D;
                                                                                           END IF;
 15
                                                               END PROCESS;
 16
                        END behavioral;
 17
```

Εικ5.1: Κώδικας αρχείου VHDL κυκλώματος καταχωρητή 4-bits.

```
LIBRARY ieee;
      USE ieee.std_logic_l164.all;
4
    pentity reg4_tb is
     end reg4_tb;
 5
   parchitecture test_b of reg4_tb is
     signal D1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
8
     signal Resetn1, Clock1 : STD_LOGIC;
signal Q1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
10
11
    component reg4 PORT (
12
13
                                  IN STD LOGIC VECTOR (3 DOWNTO 0);
14
              Resetn, Clock: IN STD_LOGIC;
                                 OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
15
     end component;
16
17
18
19
     M1 : reg4 FORT MAP(D => D1, Resetn => Resetn1, Clock => Clock1, Q => Q1);
20 process
21
      begin
22
              Resetn1 <= '1';
              Clock1 <= '0';
23
24
              wait for 50 ps;
25
             D1 <= "0010";
26
              Clock1 <= '1';
27
28
              wait for 50 ps;
              Clock1 <= '0';
29
30
              wait for 50 ps;
31
32
             D1 <= "1110";
              Clock1 <= '1';
33
34
              wait for 50 ps;
              Clock1 <= '0':
35
              wait for 50 ps;
36
37
              D1 <= "1010";
38
              Clock1 <= '1';
39
40
              wait for 50 ps;
              Clock1 <= '0';
41
42
              wait for 50 ps;
    end process;
43
44
   end test b;
```

Εικ5.1.2: Κώδικας αρχείου VHDL testbench κυκλώματος καταχωρητή 4-bits.

Πίν5.1.1: Τιμές εισόδου-εξόδου προγράμματος.

D	Q
0010	0010
1110	1110
1010	1010

Για την έξοδο Q οι τιμές της είναι ίδιες με της εισόδου και αυτό επαληθεύεται από την κυμματομορφή της εικόνας 5.1.3.

Εικ5.1.3: Αναπαράσταση λειτουργίας σε κυματομορφή κυκλώματος καταχωρητή 4-bits.


2. Αρχείο 8 καταχωρητών 4-bits

```
library ieee;
       use ieee.std_logic_l164.all;
3
      USE ieee.std_logic_unsigned.all;
      USE ieee.numeric_std.ALL;
    pentity regfile is
                             port (
          Datain : in std_logic_vector(3 downto 0);
          Addr : in std logic vector(2 downto 0);
          we : in std_logic;
clk : in std_logic;
9
10
     clk
Dataout
end regfile;
11
          Dataout : out std_logic_vector(3 downto 0));
12
13
14 parchitecture behavioural of regfile is
     type regArray is array(0 to 7) of std_logic_vector(3 downto 0);
     signal regfile: regArray;
16
17
18
    □ BEGIN
    process (clk)
19
     begin
20
21
    if (clk'event and clk='l') then
22
              if we='l' then
23
                      regfile(to_integer(unsigned(Addr))) <= Datain;
24
              else
25
                      Dataout <= regfile(to integer(unsigned(Addr)));
26
     end if;
end process;
              end if;
27
28
29
     end behavioural;
```


Εικ5.2.1: Κώδικας αρχείου VHDL κυκλώματος Register file.

```
library ieee;
       use ieee.std_logic_1164.all;
       USE ieee.std_logic_unsigned.all;
       USE ieee.numeric_std.ALL;
    pentity regfile_tb is
      end regfile_tb;
    parchitecture test_b of regfile_tb is
    component regfile port(
               Datain : in std_logic_vector(3 downto 0);
11
           Addr
                   : in std_logic_vector(2 downto 0);
12
           we
                   : in std logic;
                  : in std_logic;
           clk
14
15
           Dataout : out std_logic_vector(3 downto 0));
      end component;
16
17
       signal Datain1 : std_logic_vector(3 downto 0);
signal Addr1 : std_logic_vector(2 downto 0);
19
                        : std_logic;
20
       signal wel
21
       signal clkl
                        : std logic:
       signal Dataout1 : std logic vector(3 downto 0);
constant ClockPeriod: time:= 10 ps;
22
23
       type regArray is array(0 to 7) of std_logic_vector(3 downto 0);
24
25
       signal regfile_tb : regArray;
26
27
       M1 : regfile port map(Datain => Datainl, Addr => Addrl, we => we1, clk => clk1, Dataout => Dataoutl);
28
       CLK1<= not CLK1 after ClockPeriod/2;
29
30
    i process
31
       begin
                wel <= '1'; wait for 10 ps;
32
               Datain1 <= "0101"; wait for 10 ps;
33
               Addr1 <= "000"; wait for 10 ps;
34
               regfile_tb(to_integer(unsigned(Addrl))) <= Datainl;
35
               wait for 70 ps;
36
37
               Datain1 <= "1101"; wait for 10 ps;
38
               Addr1 <= "001"; wait for 10 ps;
39
               regfile tb(to integer(unsigned(Addrl))) <= Datainl;
40
               wait for 80 ps;
41
42
43
               Datain1 <= "0010"; wait for 10 ps;
               Addr1 <= "010"; wait for 10 ps;
regfile_tb(to_integer(unsigned(Addr1))) <= Datain1;
44
45
               wait for 80 ps;
46
47
               Datain1 <= "1001"; wait for 10 ps;
48
               Addr1 <= "011"; wait for 10 ps;
49
               regfile tb(to integer(unsigned(Addrl))) <= Datainl;
50
51
               wait for 80 ps;
52
       end process;
53
      end test b;
```

Εικ5.2.2: Κώδικας αρχείου VHDL testbench κυκλώματος Register file.



Εικ5.2.3: Αναπαράσταση εγγραφής δεδομένων σε κυματομορφή σε Register file.




Εικ5.2.4: Αναπαράσταση ανάγνωσης δεδομένων σε κυματομορφή από Register file.

```
-- Άσκηση 5.4 Register File Extended
 2
       library ieee;
 3
       use ieee.std_logic_1164.all;
       USE ieee.std logic unsigned.all;
 5
      USE ieee.numeric_std.ALL;
 6
     pentity regfileEXT is
 8
      generic (dw : natural:= 4; size : natural:= 4; adrw : natural:= 2);
 9
               Datain : in std_logic_vector(dw-1 downto 0);
rAddr1 : in std_logic_vector(adrw-1 downto 0);
10
11
12
               rAddr2 : in std_logic_vector(adrw-1 downto 0);
               wAddr : in std_logic_vector(adrw-1 downto 0);
13
14
               we
                      : in std_logic;
               clk
                    : in std logic;
15
16
               reset : in std_logic;
17
               Dataoutl : out std_logic_vector(dw-1 downto 0);
               Dataout2 : out std logic vector(dw-1 downto 0));
18
19
      end regfileEXT;
20
21
     ARCHITECTURE behavioural OF regfileEXT IS
22
       type regArray is array(0 to size-1) of std_logic_vector(dw-1 downto 0);
23
      signal regfile : regArray;
24
25
    □ BEGIN
26
    process (clk)
27
      begin
28
     if (clk'event and clk='1') then
29
              if reset ='1' then
     白
                       for i IN 0 TO dw-1 loop
30
31
                                Dataoutl(i)<='0';
                                Dataout2(i)<='0';
32
33
                       end loop;
     中
34
35
     中
                       if we='1' then
36
                                regfile(to_integer(unsigned(wAddr))) <= Datain;</pre>
     白
37
38
                                Dataoutl <= regfile(to_integer(unsigned(rAddrl)));</pre>
39
                                Dataout2 <= regfile(to_integer(unsigned(rAddr2)));
                       end if;
40
               end if;
41
42
      end if;
43
      end process;
      end behavioural;
44
```


Εικ5.3.1: Κώδικας αρχείου VHDL κυκλώματος Register file με 2 θύρες ανάγνωσης και 1 εγγραφής.

```
-- Agengn 5.5 Register File Extended Testbench
       library ieee:
       USE ieee.std_logic_1164.all;
       USE ieee.std_logic_unsigned.all;
       USE ieee.numeric std.ALL;
     Fentity regfileEXT tb IS
       generic ( dw : natural := 4; size : natural := 4; adrw : natural := 2);
       end regfileEXT_tb;
11
     ARCHITECTURE test_b OF regfileEXT_tb IS
13
     component regfileEXT PORT(
14
               Datain : in std_logic_vector(dw-1 downto 0);
15
               rAddrl: in std_logic_vector(adrw-1 downto 0);
16
               rAddr2: in std_logic_vector(adrw-1 downto 0);
17
               wAddr : in std_logic_vector(adrw-1 downto 0);
18
               we : in std logic;
19
               clk : in std_logic;
20
               reset : in std_logic;
21
               Dataout1 : out std_logic_vector(dw-1 downto 0);
22
               Dataout2 : out std_logic_vector(dw-1 downto 0));
23
       end component:
24
25
       signal Datainl: std_logic_vector(dw-1 downto 0);
       signal rAddrll: std_logic_vector(adrw-1 downto 0);
26
       signal rAddr21: std logic vector(adrw-1 downto 0);
       signal wAddrl: std_logic_vector(adrw-1 downto 0);
       signal WE1: std_logic;
30
       signal CLK1: std_logic;
       signal RESET1: std_logic;
32
       signal Dataoutll: std_logic_vector(dw-1 downto 0);
33
       signal Dataout21: std_logic_vector(dw-1 downto 0);
34
       constant ClockPeriod: time:= 50 ps;
35
       type regArray is array(0 to size-1) of std_logic_vector(dw-1 downto 0);
36
      signal regfileEXT_tb : regArray;
37
       BEGIN
38
     🛱 M: regfileEXT PORT MAP (Dataout2=>Dataout21, Dataout1=>Dataout11, Datain=>Datain1, rAddr1=>rAddr11, rAddr2 => rAddr21,
39
      -wAddr=>wAddr1, we=>WE1, clk=>CLK1, reset => RESET1);
CLK1<= not CLK1 after ClockPeriod/2;
40
41
42
     process
43
       begin
               WE1<='1'; wait for 10 ps;
44
               Datain1<="0101"; wait for 10 ps;
45
               wAddrl<="00"; wait for 10 ps;
46
               regfileEXT_tb(to_integer(unsigned(wAddrl))) <= Datainl;</pre>
47
48
               wait for 70 ps;
49
50
               Datain1<="1101"; wait for 10 ps;
               wAddrl<="01"; wait for 10 ps;
51
52
               regfileEXT_tb(to_integer(unsigned(wAddrl))) <= Datainl;</pre>
53
               wait for 80 ps;
54
55
               Datain1<="0010"; wait for 10 ps;
56
               wAddrl<="10"; wait for 10 ps;
57
               regfileEXT_tb(to_integer(unsigned(wAddrl))) <= Datainl;</pre>
58
               wait for 80 ps;
59
               Datain1<="1001"; wait for 10 ps;
               wAddr1<="11"; wait for 10 ps;
61
               regfileEXT_tb(to_integer(unsigned(wAddrl))) <= Datain1;</pre>
63
               wait for 80 ps;
64
65
               WE1<='0'; wait for 10 ps;
               rAddr11<="00"; wait for 10 ps;
rAddr21<="10"; wait for 10 ps;
66
67
68
               wait for 70 ps;
69
70
               rAddr11<="01"; wait for 10 ps;
71
               rAddr21<="10"; wait for 10 ps;
72
               wait for 80 ps;
73
74
               RESET1<='1';
75
               wait for 50 ps;
76
       end process;
     end test_b;
```

Εικ5.3.2: Κώδικας αρχείου VHDL testbench κυκλώματος Register file με 2 θύρες ανάγνωσης και 1 εγγραφής.



Εικ5.3.3: Αναπαράσταση εγγραφής δεδομένων σε κυματομορφή σε Register file με 2 θύρες ανάγνωσης και 1 εγγραφής.



Εικ5.2.4: Αναπαράσταση ανάγνωσης δεδομένων σε κυματομορφή από Register file με 2 θύρες ανάγνωσης και 1 εγγραφής.