



Σχεδίαση Ψηφιακών Συστημάτων

ΕΞΑΜΗΝΙΑΙΑ ΑΣΚΗΣΗ ΘΕΩΡΙΑΣ

ΜΕΡΟΣ 05

Τμήμα Μηχανικών Πληροφορικής
& Υπολογιστών

(Καθηγητής: Ιωάννης Βογιατζής)

Μάρκος Παντελιδάκης - 18390228 - ice18390228@uniwa.gr

1. Καταχωρητής 4-bits

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  ENTITY reg4 IS PORT (
4      D: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
5      Resetn, Clock: IN STD_LOGIC;
6      Q: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
7  END reg4;
8  ARCHITECTURE behavioral OF reg4 IS
9  BEGIN
10     PROCESS (Resetn, Clock) BEGIN
11         IF Resetn = '0' THEN
12             Q <= "0000" ;
13         ELSIF rising_edge(Clock) THEN
14             Q <= D;
15         END IF;
16     END PROCESS;
17 END behavioral;
```

Εικ5.1: Κώδικας αρχείου VHDL κυκλώματος καταχωρητή 4-bits.

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3
4  entity reg4_tb is
5  end reg4_tb;
6
7  architecture test_b of reg4_tb is
8  signal D1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
9  signal Resetn1, Clock1 : STD_LOGIC;
10 signal Q1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
11
12 component reg4 PORT(
13     D:                IN STD_LOGIC_VECTOR(3 DOWNTO 0);
14     Resetn, Clock: IN STD_LOGIC;
15     Q:                OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
16 end component;
17
18 BEGIN
19 M1 : reg4 PORT MAP(D => D1, Resetn => Resetn1, Clock => Clock1, Q => Q1);
20 process
21 begin
22     Resetn1 <= '1';
23     Clock1 <= '0';
24     wait for 50 ps;
25
26     D1 <= "0010";
27     Clock1 <= '1';
28     wait for 50 ps;
29     Clock1 <= '0';
30     wait for 50 ps;
31
32     D1 <= "1110";
33     Clock1 <= '1';
34     wait for 50 ps;
35     Clock1 <= '0';
36     wait for 50 ps;
37
38     D1 <= "1010";
39     Clock1 <= '1';
40     wait for 50 ps;
41     Clock1 <= '0';
42     wait for 50 ps;
43 end process;
44 end test_b;


```

Εικ5.1.2: Κώδικας αρχείου VHDL testbench κυκλώματος καταχωρητή 4-bits.

Πίν5.1.1: Τιμές εισόδου-εξόδου προγράμματος.

D	Q
0010	0010
1110	1110
1010	1010

Για την έξοδο Q οι τιμές της είναι ίδιες με της εισόδου και αυτό επαληθεύεται από την κυματομορφή της εικόνας 5.1.3.



Εικ5.1.3: Αναπαράσταση λειτουργίας σε κυματομορφή κυκλώματος καταχωρητή 4-bits.

2. Αρχείο 8 καταχωρητών 4-bits

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  USE ieee.std_logic_unsigned.all;
4  USE ieee.numeric_std.ALL;
5
6  entity regfile is      port (
7      Datain  : in  std_logic_vector(3 downto 0);
8      Addr    : in  std_logic_vector(2 downto 0);
9      we      : in  std_logic;
10     clk     : in  std_logic;
11     Dataout  : out std_logic_vector(3 downto 0));
12 end regfile;
13
14 architecture behavioural of regfile is
15     type regArray is array(0 to 7) of std_logic_vector(3 downto 0);
16     signal regfile: regArray;
17
18     BEGIN
19     process(clk)
20     begin
21         if (clk'event and clk='1') then
22             if we='1' then
23                 regfile(to_integer(unsigned(Addr))) <= Datain;
24             else
25                 Dataout <= regfile(to_integer(unsigned(Addr)));
26             end if;
27         end if;
28     end process;
29 end behavioural;

```


Εικ5.2.1: Κώδικας αρχείου VHDL κυκλώματος Register file.


```


1  -- Άσκηση 5.5 Register File Extended Testbench
2  library ieee;
3  USE ieee.std_logic_1164.all;
4  USE ieee.std_logic_unsigned.all;
5  USE ieee.numeric_std.ALL;
6
7  entity regfileEXT_tb IS
8      generic ( dw : natural := 4; size : natural := 4; adr_w : natural := 2);
9      end regfileEXT_tb;
10
11  ARCHITECTURE test_b OF regfileEXT_tb IS
12
13      component regfileEXT PORT(
14          Datain : in std_logic_vector(dw-1 downto 0);
15          rAddr1: in std_logic_vector(adr_w-1 downto 0);
16          rAddr2: in std_logic_vector(adr_w-1 downto 0);
17          wAddr : in std_logic_vector(adr_w-1 downto 0);
18          we : in std_logic;
19          clk : in std_logic;
20          reset : in std_logic;
21          Dataout1 : out std_logic_vector(dw-1 downto 0);
22          Dataout2 : out std_logic_vector(dw-1 downto 0));
23      end component;
24
25      signal Datain1: std_logic_vector(dw-1 downto 0);
26      signal rAddr1l: std_logic_vector(adr_w-1 downto 0);
27      signal rAddr2l: std_logic_vector(adr_w-1 downto 0);
28      signal wAddr1: std_logic_vector(adr_w-1 downto 0);
29      signal WE1: std_logic;
30      signal CLK1: std_logic;
31      signal RESET1: std_logic;
32      signal Dataout1l: std_logic_vector(dw-1 downto 0);
33      signal Dataout2l: std_logic_vector(dw-1 downto 0);
34      constant ClockPeriod: time:= 50 ps;
35      type regArray is array(0 to size-1) of std_logic_vector(dw-1 downto 0);
36      signal regfileEXT_tb : regArray;
37
38      BEGIN
39      M: regfileEXT PORT MAP(Dataout2=>Dataout2l, Dataout1=>Dataout1l, Datain=>Datain1, rAddr1=>rAddr1l, rAddr2 => rAddr2l,
40      wAddr=>wAddr1, we=>WE1, clk=>CLK1, reset => RESET1);
41      CLK1<= not CLK1 after ClockPeriod/2;
42      process
43      begin
44          WE1<='1'; wait for 10 ps;
45          Datain1<="0101"; wait for 10 ps;
46          wAddr1<="00"; wait for 10 ps;
47          regfileEXT_tb(to_integer(unsigned(wAddr1))) <= Datain1;
48          wait for 70 ps;
49
50          Datain1<="1101"; wait for 10 ps;
51          wAddr1<="01"; wait for 10 ps;
52          regfileEXT_tb(to_integer(unsigned(wAddr1))) <= Datain1;
53          wait for 80 ps;
54
55          Datain1<="0010"; wait for 10 ps;
56          wAddr1<="10"; wait for 10 ps;
57          regfileEXT_tb(to_integer(unsigned(wAddr1))) <= Datain1;
58          wait for 80 ps;
59
60          Datain1<="1001"; wait for 10 ps;
61          wAddr1<="11"; wait for 10 ps;
62          regfileEXT_tb(to_integer(unsigned(wAddr1))) <= Datain1;
63          wait for 80 ps;
64
65          WE1<='0'; wait for 10 ps;
66          rAddr1l<="00"; wait for 10 ps;
67          rAddr2l<="10"; wait for 10 ps;
68          wait for 70 ps;
69
70          rAddr1l<="01"; wait for 10 ps;
71          rAddr2l<="10"; wait for 10 ps;
72          wait for 80 ps;
73
74          RESET1<='1';
75          wait for 50 ps;
76      end process;
77  end test_b;

```


Εικ5.3.2: Κώδικας αρχείου VHDL testbench κυκλώματος Register file με 2 θύρες ανάγνωσης και 1 εγγραφής.



Εικ5.3.3: Αναπαράσταση εγγραφής δεδομένων σε κυματομορφή σε Register file με 2 θύρες ανάγνωσης και 1 εγγραφής.



Εικ5.2.4: Αναπαράσταση ανάγνωσης δεδομένων σε κυματομορφή από Register file με 2 θύρες ανάγνωσης και 1 εγγραφής.