

Σχεδίαση Ψηφιακών Συστημάτων ΕΞΑΜΗΝΙΑΙΑ ΑΣΚΗΣΗ ΘΕΩΡΙΑΣ ΜΕΡΟΣ 04

Τμήμα Μηχανικών Πληροφορικής & Υπολογιστών

(Καθηγητής: Ιωάννης Βογιατζής)

Μάρκος Παντελιδάκης - 18390228 - <u>ice18390228@uniwa.gr</u>

1. Μνήμη Εντολών

```
library ieee;
        use ieee.std logic 1164.all;
        use ieee.std_logic_unsigned.all;
        use ieee.numeric_std.all;
     pentity instruction_memory is port (
                 Addr : in std_logic_vector(3 downto 0);
                C : out std_logic_vector(31 downto 0));
       end instruction_memory;
10
11
     Farchitecture archl of instruction_memory is
    type instr_array is array (0 to 15) of std_logic_vector (31 downto 0); constant instr_mem: instr_array := (
13
                 "0000000010000100001000000100100", --0 and $4 $4 $4
"000000001100001000101000010010", --1 sub $5 $2 $6
14
15
16
                 "1111111111111111111111111111111", --2
                 "00000000000000000000000000000000", --3
                 "11111111111111111111111111111111", --4
18
                 "0000000000000000000000000000", --5
"000000001010011000100000010000", --6 add $4, $5, $6
19
20
21
                 "111111111111111111111111111111111", --7
                 "111111111111111111111111111111111", --8
                 "11111111111111111111111111111", --9
23
                 "11111111111111111111111111111111", --10
"11111111111111111111111111111", --11
24
25
26
                 "11111111111111111111111111111111", --12
                 "111111111111111111111111111111111", --13
                 "11111111111111111111111111111", --14
"1111111111111111111111111111" --15
28
29
    L);
30
31 📮 begin
           C <= instr_mem(to_integer(unsigned(Addr)));</pre>
33
       end archl;
```

Εικ4.1.1: Κώδικας αρχείου VHDL κυκλώματος Μνήμης Εντολών MIPS.

```
library ieee;
      use ieee.std_logic_l164.all;
      use ieee.std_logic_unsigned.all;
      use ieee.numeric std.all;
 5
 6
    pentity Instruction_memory_tb is
 7
      end Instruction_memory_tb;
 8
 9
    architecture test_b of Instruction_memory_tb is
      signal Addrl : std_logic_vector(3 downto 0);
10
11
      signal Cl : std_logic_vector(31 downto 0);
12
13
    component Instruction memory PORT (
14
              Addr : in std_logic_vector(3 downto 0);
15
              C : out std_logic_vector(31 downto 0));
16
     end component;
17
18
      BEGIN
      M1 : Instruction memory port map (Addr => Addr1, C => C1);
19
20
    process
21
      begin
22
              Addrl <= "0000"; wait for 50 ps;
              Addrl <= "0001"; wait for 50 ps;
23
              Addrl <= "0110"; wait for 50 ps;
24
25
     end process;
26
     end test b;
```

Εικ4.1.2: Κώδικας αρχείου VHDL testbench κυκλώματος Μνήμης Εντολών MIPS.



Εικ4.1.3: Παράδειγμα κυματομορφής κυκλώματος Μνήμης Εντολών ΜΙΡS.


2. Μνήμη δεδομένων

```
library ieee;
       use ieee.std logic 1164.all;
 3
      USE ieee.std_logic_unsigned.all;
      USE ieee.numeric std.ALL;
5
 6
    Figure entity dataMemory is port (
         Addr : in std_logic_vector(5 downto 0);
         writeD : in std_logic_vector(31 downto 0);
8
9
         we : in std_logic;
         re : in std_logic;
clk : in std_logic;
        re
10
11
     - readD : out
end dataMemory;
        readD : out std_logic_vector(31 downto 0));
12
13
14
15
    Farchitecture behavioral of datamemory is
16
17
      type memArray is array(0 to 63) of std_logic_vector(31 downto 0);
    signal memfile : memArray;
18
19
    □ begin
20
    process(clk)
21
      begin
22
    if (clk'event and clk='0') then
23
    if we='1' then
24
          memfile(to_integer(unsigned(Addr))) <= writeD;</pre>
25
         end if:
    end if;
end if;
if re='l' then
26
27
28
         readD <= memfile(to_integer(unsigned(Addr)));</pre>
29
        end if;
    end process;
30
31
     end behavioral;
```


Εικ4.2.1: Κώδικας αρχείου VHDL κυκλώματος Μνήμης δεδομένων MIPS.

```
library ieee;
          use ieee.std_logic_l164.all;
          USE ieee.std_logic_unsigned.all;
          USE ieee.numeric std.ALL;
      pentity dataMemory_tb is
         end dataMemory tb;
      architecture test_b of dataMemory_tb is
signal Addrl : std_logic_vector(5 downto 0);
signal writeD1 : std_logic_vector(31 downto 0);
10
         signal writebl : std_logic;
signal vel : std_logic;
signal rel : std_logic;
signal clkl : std_logic;
signal readDl : std_logic_vector(31 downto 0);
12
13
15
16
17
18
19
       component dataMemory PORT (
                      Addr : in std_logic_vector(5 downto 0);
writeD : in std_logic_vector(31 downto 0);
                     Addr
20
21
                     re
                                : in std_logic;
22
                     clk
                                : in std_logic;
23
24
25
                     readD : out std_logic_vector(31 downto 0));
         end component;
26
27
28
       M1 : dataMemory port map (Addr => Addrl, writeD => writeDl, we => wel, re => rel, clk => clkl, readD => readDl);
29
30
31
                     clkl <= '1'; wait for 50 ps;
                     wel <= '1';
rel <= '0';
32
33
                     Addr1 <= "0000000";
                     writeD1 <= "010101010101010101010101010101010101";
clk1 <= '0'; wait for 50 ps;
35
36
                     clkl <= '1'; wait for 50 ps;
38
39
                     Addrl <= "000001";
writeDl <= "11011101110111011101110111011101";
                     clkl <= '0'; wait for 50 ps;
41
                     clkl <= '1'; wait for 50 ps;
42
                     Addr1 <= "000010";
writeD1 <= "0010001000100010001000100010010";
clk1 <= '0'; wait for 50 ps;
44
45
46
47
                     clkl <= '1'; wait for 50 ps;
                     clk1 = ", watc 50 ps,
Addr1 < "000011";
writeD1 <= "10011001100110011001100110011001";
clk1 <= '0'; wait for 50 ps;</pre>
49
50
51
52
                     clkl <= '1'; wait for 50 ps;
                     wel <= '0';
rel <= '1';
53
54
55
56
57
                      Addr1 <= "000000";
                     clkl <= '0'; wait for 50 ps;
58
59
                     clkl <= '1'; wait for 50 ps;
Addrl <= "000001";</pre>
                     clk1 <= '0'; wait for 50 ps;
61
          end process;
```

Εικ4.2.2: Κώδικας αρχείου VHDL testbench κυκλώματος Μνήμης δεδομένων MIPS.



Εικ4.2.3: Αναπαράσταση εγγραφής δεδομένων σε κυματομορφή στη μνήμη δεδομένων MIPS.



Εικ4.2.4: Αναπαράσταση ανάγνωσης δεδομένων σε κυματομορφή από τη μνήμη δεδομένων MIPS.