

Σχεδίαση Ψηφιακών Συστημάτων ΕΞΑΜΗΝΙΑΙΑ ΑΣΚΗΣΗ ΘΕΩΡΙΑΣ ΜΕΡΟΣ 06

Τμήμα Μηχανικών Πληροφορικής & Υπολογιστών

(Καθηγητής: Ιωάννης Βογιατζής)

Μάρκος Παντελιδάκης - 18390228 - <u>ice18390228@uniwa.gr</u>

MIPS.vhd

<u>6.0</u>

Τροποποιούμε το register file, ώστε όταν το reset είναι ενεργοποιημένο, όλοι οι καταχωρητές να αρχικοποιούνται στο 0xFFFFFFFF.

```
library ieee;
       use ieee.std_logic_l164.all;
       USE ieee.std_logic_unsigned.all;
       USE ieee.numeric_std.ALL;
     F entity regfileEXT is
      generic (dw : natural:= 4; size : natural:= 4; adrw : natural:= 2);
     port (
10
                Datain : in std_logic_vector(dw-1 downto 0);
               rAddr1 : in std_logic_vector(adrw-1 downto 0);
rAddr2 : in std_logic_vector(adrw-1 downto 0);
11
12
               wAddr : in std_logic_vector(adrw-1 downto 0);
13
14
                       : in std_logic;
               we
               clk : in std_logic;
reset : in std_logic;
15
16
17
                Dataout1 : out std_logic_vector(dw-1 downto 0);
18
               Dataout2 : out std_logic_vector(dw-1 downto 0));
19
      end regfileEXT;
20
21
     \Box ARCHITECTURE behavioural OF regfileEXT IS
22
       type regArray is array(0 to size-1) of std_logic_vector(dw-1 downto 0);
23
      signal regfile : regArray;
24
25
     ₽ BEGIN
26
     process (clk)
27
28
     if (clk'event and clk='1') then
29
               if reset ='1' then
30
                        for i IN regfile'range loop
31
                                regfile(i) <= x"FFFFFFFF;
32
                        end loop;
33
               else
34
                        if we='1' then
35
                                regfile(to_integer(unsigned(wAddr))) <= Datain;</pre>
36
                        else
37
                                 Dataoutl <= regfile(to_integer(unsigned(rAddrl)));</pre>
38
                                Dataout2 <= regfile(to_integer(unsigned(rAddr2)));</pre>
                        end if;
39
40
               end if;
41
      end if:
      end process;
42
       end behavioural;
43
```

Εικ6.0: Τροποποιημένο Register file.

6.1

```
library ieee;
          use ieee.std_logic_l164.all;
          USE ieee.numeric_std.ALL;
       □ entity MIPS is
       port
               Mreset : in std_logic;
               Mclk: in std_logic;
MInstruction: out std_logic_vector(31 downto 0);
MrAddrl: out std_logic_vector(4 downto 0);
MrAddr2: out std_logic_vector(4 downto 0);
10
11
12
                MwAddr : out std_logic_vector(4 downto 0);
                Mreg1 : out std_logic_vector(31 downto 0);
Mreg2 : out std_logic_vector(31 downto 0);
Mout : out std_logic_vector(31 downto 0));
13
14
15
16
17
18
       \Box architecture mips_x of MIPS is
19
       component ALU32 port (
21
                ALUinl: in std_logic_vector(31 downto 0);
                ALUin2: in std_logic_vector(31 downto 0);
ALUctrl: in std_logic_vector(3 downto 0);
ALUout1: out std_logic_vector(31 downto 0);
22
23
24
                zero: out std_logic);
26
        end component;
27
28
       component regfileEXT
29
        generic (dw : natural := 32; size : natural := 32; adrw : natural := 5);
31
                      Datain : in std_logic_vector(dw-1 downto 0);
                     rAddr1 : in std_logic_vector(adrw-1 downto 0);
rAddr2 : in std_logic_vector(adrw-1 downto 0);
wAddr : in std_logic_vector(adrw-1 downto 0);
32
33
34
35
                                : in std_logic;
                     clk : in std_logic;
reset : in std_logic;
Dataoutl : out std_logic_vector(dw-l downto 0);
Dataout2 : out std_logic_vector(dw-l downto 0));
36
37
38
39
40
         end component;
41
       42
43
45
         end component;
46
       component Control port(
OP 5to0: IN STD LOGIC VECTOR(5 DOWNTO 0);
47
48
                      RegDst, RegWrite, ALUSrc, Branch: OUT STD_LOGIC;
                     MemRead, MemWrite, MemtoReg: OUT STD : ALU_op: OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
50
                                                                       OUT STD LOGIC;
51
52
         end component;
53
       component ALU_Control port(
                     OP_5to0: IN STD_LOGIC_VECTOR(5 DOWNTO 0);
ALU_op: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
Operation: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
55
56
57
        end component;
```

```
component program_counter port(
                Clock : in std_logic;
 61
                 Reset : in std_logic;
 62
63
                PCin: in std_logic_vector(3 downto 0);
 64
                PCout : out std_logic_vector(3 downto 0));
 65
       end component;
 66
      component adder port(
 67
 68
                 Addin : in std_logic_vector(3 downto 0);
 69
                Addout: out std_logic_vector(3 downto 0));
 70
        end component;
71
 72
        signal ADDERtoPC : std_logic_vector(3 downto 0);
73
        signal PCout1 : std_logic_vector(3 downto 0);
 74
        signal instr31to0 : std_logic_vector(31 downto 0);
75
        signal RegDstl, RegWritel, ALUSrcl, Branchl: STD_LOGIC;
        signal MemRead1, MemWrite1, MemtoReg1 : S
signal ALU_op1 : STD_LOGIC_VECTOR(1 DOWNTO 0);
 76
                                                     : STD_LOGIC;
77
78
        signal REGout1 : std_logic_vector(31 downto 0);
79
        signal REGout2 : std_logic_vector(31 downto 0);
        signal Operation1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
80
        signal ALUoutl1 : std_logic_vector(31 downto 0);
81
82
        signal ALUzero : std_logic;
83
        begin
84
        ADDER_MAP : adder port map(Addin=>PCout1, Addout=>ADDERtoPC);
85
86
        PC_MAP : program_counter port map(Clock=>Mclk, Reset=>Mreset, PCin=>ADDERtoPC, PCout=>PCout1);
87
88
        INSTR_MAP : instruction_memory port map(Addr=>PCout1, C=>INSTR31to0);
89
      CONTROL_MAP : Control port map(
90
            OP_5to0=>INSTR31to0(31 downto 26),
RegDst=>RegDst1,
91
92
93
               RegWrite=>RegWrite1,
94
                ALUSrc=>ALUSrc1,
95
           Branch=>Branch1,
             MemRead=>MemRead1,
96
97
                MemWrite=>MemWritel,
98
           MemtoReg=>MemtoReg1,
 99
                ALU_op=>ALU_op1);
100
101
      REG_MAP : regfileEXT port map(
                Datain=>ALUout11,
102
            rAddrl=>INSTR31to0(25 downto 21),
103
104
                rAddr2=>INSTR31to0(20 downto 16),
105
            wAddr =>INSTR31to0(15 downto 11),
106
            we=>RegWritel,
107
               clk=>Mclk,
108
                reset=>Mreset,
109
            Dataoutl=>REGoutl,
110
                Dataout2=>REGout2);
111
      ALUControl MAP : ALU Control port map (
112
           OP_Sto0=>INSTR31to0(5 downto 0),
113
                ALU_op=>ALU_op1, Operation=>Operation1);
115
      ALU32_MAP : ALU32 port map(
116
           ALUin1=>REGout1,
117
             ALUin2=>REGout2,
118
119
                ALUctrl=>Operation1,
           ALUout1=>ALUout11,
121
               zero=>ALUzero);
122
123
124
        MInstruction <= INSTR31to0:
        MrAddr1 <= INSTR31to0(25 downto 21);
MrAddr2 <= INSTR31to0(20 downto 16);
125
126
        MwAddr <= INSTR31to0(15 downto 11);
127
        Mreg1 <= REGout1;
        Mreg2 <= REGout2;
128
       Mout <= ALUoutl1;
130
        end mips_x;
```

Εικ6.1: VHDL κώδικας με MIPS entity.

```
library ieee;
      use ieee.std logic 1164.all;
 3
      USE ieee.numeric std.ALL;
 4
 5
    entity MIPS_tb is
     end MIPS_tb;
 6
 7
 8
    parchitecture test_b of MIPS_tb is
    component MIPS is port (
          Mreset : in std logic;
10
11
             Mclk : in std logic;
12
          MInstruction : out std logic vector(31 downto 0);
          MrAddrl : out std logic vector(4 downto 0);
13
          MrAddr2 : out std logic vector(4 downto 0);
14
15
          MwAddr : out std logic vector(4 downto 0);
16
         Mreg1 : out std logic vector(31 downto 0);
17
         Mreg2 : out std_logic_vector(31 downto 0);
18
          Mout : out std_logic_vector(31 downto 0));
19
     end component;
20
21
     signal clk, reset : std_logic;
22
     | signal MInstruction1, Mregl1, Mreg21, Mout1 : std_logic_vector(31 downto 0);
23
     signal MrAddrll, MrAddr21, MwAddrl : std_logic_vector(4 downto 0);
24
25
      BEGIN
     HIPS MAP : MIPS port map (
26
27
              Mclk=>clk, Mreset=>reset, MInstruction=>MInstruction1,
28
          MrAddrl=>MrAddrl1, MrAddr2=>MrAddr21, MwAddr=>MwAddr1,
29
          Mregl=>Mregl1, Mreg2=>Mreg21, Mout=>Mout1);
    process
30
31
      begin
32
          reset<='1';
33
          clk<='0';
34
          wait for 50 ps;
35
          clk<='1'; wait for 50 ps;
36
          reset<='0';
          clk<='0'; wait for 50 ps;
37
          clk<='1'; wait for 50 ps;
38
         clk<='0'; wait for 50 ps;
39
          clk<='1'; wait for 50 ps;
40
          clk<='0'; wait for 50 ps;
41
42
          clk<='1'; wait for 50 ps;
    end process;
43
44 end test b;
```

Εικ6.1.2: VHDL testbench κώδικας για το MIPS entity.

6.4.1

Τοποθετούμε τις ακόλουθες εντολές στις θέσεις 0, 1 της μνήμης.

```
add $4, $2, $6
sub $5, $2, $6
```

```
library ieee;
      use ieee.std_logic_l164.all;
      use ieee.std logic unsigned.all;
      use ieee.numeric_std.all;
    entity instruction memory is port (
7
              Addr : in std logic vector(3 downto 0);
8
              C : out std_logic_vector(31 downto 0)
9
          );
10
      end instruction_memory;
11
    architecture archl of instruction_memory is
12
13
      type instr_array is array (0 to 15) of std_logic_vector (31 downto 0);
14
    constant instr_mem: instr_array := (
15
              "00000000010001100010000000100000", --0 add $4, $2, $6
              "00000000110000100010100000100010", --1 sub $5 $2 $6
16
17
              "111111111111111111111111111111111", --2
              "0000000000000000000000000000000", --3
18
19
              "111111111111111111111111111111111", --4
20
              "00000000000000000000000000000000", --5
21
              "00000000101001100010000000100000", --6 add $4, $5, $6
22
              "1111111111111111111111111111111111", --7
23
              "111111111111111111111111111111111", --8
              "111111111111111111111111111111111", --9
24
              "111111111111111111111111111111111", --10
25
              "1111111111111111111111111111111111", --11
26
              "1111111111111111111111111111111111", --12
27
              "111111111111111111111111111111111", --13
28
              "111111111111111111111111111111111", --14
29
              "111111111111111111111111111111" --15
30
    L);
31
32
    □ begin
33
          C <= instr_mem(to_integer(unsigned(Addr)));</pre>
34
      end archl;
```

Εικ6.4.1: VHDL κώδικας μνήμης εντολών MIPS.


6.4.2

Ενεργοποιούμε το σήμα reset για ένα κύκλο του ρολογιού όπως φαίνεται στην Εικόνα 6.4.2.

```
30
     process
31
       begin
32
           reset<='1';
           clk<='0';
33
34
           wait for 50 ps;
35
           clk<='1'; wait for 50 ps;
36
           reset<='0';
           clk<='0'; wait for 50 ps;
37
38
           clk<='1'; wait for 50 ps;
           clk<='0'; wait for 50 ps;
39
40
           clk<='1'; wait for 50 ps;
           clk<='0'; wait for 50 ps;
41
           clk<='1'; wait for 50 ps;
42
43
       end process;
44
       end test_b;
```

Εικ6.4.2: Ενεργοποίηση reset για ένα κύκλο ρολογιού μέσω αρχείου testbench.

6.4.3



Εικ6.4.3: Αποτελέσματα του MIPS από τη κυματομορφή.