Σχεδίαση Ψηφιακών Συστημάτων

ΕΞΑΜΗΝΙΑΙΑ ΑΣΚΗΣΗ ΘΕΩΡΙΑΣ

ΜΕΡΟΣ 04

Τμήμα Μηχανικών Πληροφορικής

& Υπολογιστών

(Καθηγητής: Ιωάννης Βογιατζής)

Μάρκος Παντελιδάκης - 18390228 - ice18390228@uniwa.gr

1. Μνήμη Εντολών

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.numeric_std.all;
5
6  entity instruction_memory is port (
7          Addr : in std_logic_vector(3 downto 0);
8          C : out std_logic_vector(31 downto 0));
9  end instruction_memory;
10
11 architecture arch1 of instruction_memory is
12 type instr_array is array (0 to 15) of std_logic_vector (31 downto 0);
13 constant instr_mem: instr_array := (
14         "00000000100001000010000000100100", --0 and $4 $4 $4
15         "00000000110000100010100000100010", --1 sub $5 $2 $6
16         "11111111111111111111111111111111", --2
17         "00000000000000000000000000000000", --3
18         "11111111111111111111111111111111", --4
19         "00000000000000000000000000000000", --5
20         "00000000101001100010000000100000", --6 add $4, $5, $6
21         "11111111111111111111111111111111", --7
22         "11111111111111111111111111111111", --8
23         "11111111111111111111111111111111", --9
24         "11111111111111111111111111111111", --10
25         "11111111111111111111111111111111", --11
26         "11111111111111111111111111111111", --12
27         "11111111111111111111111111111111", --13
28         "11111111111111111111111111111111", --14
29         "11111111111111111111111111111111"  --15
30 );
31 begin
32     C <= instr_mem(to_integer(unsigned(Addr)));
33 end arch1;
```

Εικ4.1.1: Κώδικας αρχείου VHDL κυκλώματος Μνήμης Εντολών MIPS.

```
1   library ieee;
2   use ieee.std_logic_1164.all;
3   use ieee.std_logic_unsigned.all;
4   use ieee.numeric_std.all;
5
6   entity Instruction_memory_tb is
7   end Instruction_memory_tb;
8
9   architecture test_b of Instruction_memory_tb is
10  signal Addr1 : std_logic_vector(3 downto 0);
11  signal C1 : std_logic_vector(31 downto 0);
12
13  component Instruction_memory PORT(
14          Addr : in std_logic_vector(3 downto 0);
15          C : out std_logic_vector(31 downto 0));
16  end component;
17
18  BEGIN
19  M1 : Instruction_memory port map (Addr => Addr1, C => C1);
20  process
21  begin
22          Addr1 <= "0000"; wait for 50 ps;
23          Addr1 <= "0001"; wait for 50 ps;
24          Addr1 <= "0110"; wait for 50 ps;
25  end process;
26  end test_b;
```

Εικ4.1.2: Κώδικας αρχείου VHDL testbench κυκλώματος Μνήμης Εντολών MIPS.



Εικ4.1.3: Παράδειγμα κυματομορφής κυκλώματος Μνήμης Εντολών MIPS.

2. Μνήμη δεδομένων

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  USE ieee.std_logic_unsigned.all;
4  USE ieee.numeric_std.ALL;
5
6  entity dataMemory is port (
7     Addr   : in  std_logic_vector(5 downto 0);
8     writeD : in  std_logic_vector(31 downto 0);
9     we     : in  std_logic;
10    re     : in  std_logic;
11    clk    : in std_logic;
12    readD  : out std_logic_vector(31 downto 0));
13 end dataMemory;
14
15 architecture behavioral of datamemory is
16
17 type memArray is array(0 to 63) of std_logic_vector(31 downto 0);
18 signal memfile : memArray;
19 begin
20  process(clk)
21  begin
22   if (clk'event and clk='0') then
23    if we='1' then
24     memfile(to_integer(unsigned(Addr))) <= writeD;
25    end if;
26   end if;
27   if re='1' then
28    readD <= memfile(to_integer(unsigned(Addr)));
29   end if;
30  end process;
31 end behavioral;
```

Εικ4.2.1: Κώδικας αρχείου VHDL κυκλώματος Μνήμης δεδομένων MIPS.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  USE ieee.std_logic_unsigned.all;
4  USE ieee.numeric_std.ALL;
5
6  entity dataMemory_tb is
7  end dataMemory_tb;
8
9  architecture test_b of dataMemory_tb is
10 signal Addr1 : std_logic_vector(5 downto 0);
11 signal writeD1 : std_logic_vector(31 downto 0);
12 signal we1 : std_logic;
13 signal re1 : std_logic;
14 signal clk1 : std_logic;
15 signal readD1 : std_logic_vector(31 downto 0);
16
17 component dataMemory PORT(
18         Addr   : in  std_logic_vector(5 downto 0);
19         writeD : in  std_logic_vector(31 downto 0);
20         we     : in  std_logic;
21         re     : in  std_logic;
22         clk    : in std_logic;
23         readD  : out std_logic_vector(31 downto 0));
24 end component;
25
26 BEGIN
27 M1 : dataMemory port map (Addr => Addr1, writeD => writeD1, we => we1, re => re1, clk => clk1, readD => readD1);
28 process
29 begin
30         clk1 <= '1'; wait for 50 ps;
31         we1 <= '1';
32         re1 <= '0';
33         Addr1 <= "000000";
34         writeD1 <= "01010101010101010101010101010101";
35         clk1 <= '0'; wait for 50 ps;
36
37         clk1 <= '1'; wait for 50 ps;
38         Addr1 <= "000001";
39         writeD1 <= "11011101110111011101110111011101";
40         clk1 <= '0'; wait for 50 ps;
41
42         clk1 <= '1'; wait for 50 ps;
43         Addr1 <= "000010";
44         writeD1 <= "00100010001000100010001000100010";
45         clk1 <= '0'; wait for 50 ps;
46
47         clk1 <= '1'; wait for 50 ps;
48         Addr1 <= "000011";
49         writeD1 <= "10011001100110011001100110011001";
50         clk1 <= '0'; wait for 50 ps;
51
52         clk1 <= '1'; wait for 50 ps;
53         we1 <= '0';
54         re1 <= '1';
55         Addr1 <= "000000";
56         clk1 <= '0'; wait for 50 ps;
57
58         clk1 <= '1'; wait for 50 ps;
59         Addr1 <= "000001";
60         clk1 <= '0'; wait for 50 ps;
61 end process;
62 end test_b;
```

Εικ4.2.2: Κώδικας αρχείου VHDL testbench κυκλώματος Μνήμης δεδομένων MIPS.



Εικ4.2.3: Αναπαράσταση εγγραφής δεδομένων σε κυματομορφή στη μνήμη δεδομένων MIPS.



Εικ4.2.4: Αναπαράσταση ανάγνωσης δεδομένων σε κυματομορφή από τη μνήμη δεδομένων MIPS.