



Σχεδίαση Ψηφιακών Συστημάτων

ΕΞΑΜΗΝΙΑΙΑ ΑΣΚΗΣΗ ΘΕΩΡΙΑΣ

ΜΕΡΟΣ 06

Τμήμα Μηχανικών Πληροφορικής
& Υπολογιστών

(Καθηγητής: Ιωάννης Βογιατζής)

Μάρκος Παντελιδάκης - 18390228 - ice18390228@uniwa.gr

MIPS.vhd

6.0

Τροποποιούμε το register file, ώστε όταν το reset είναι ενεργοποιημένο, όλοι οι καταχωρητές να αρχικοποιούνται στο 0xFFFFFFFF.

```

2  library ieee;
3  use ieee.std_logic_1164.all;
4  USE ieee.std_logic_unsigned.all;
5  USE ieee.numeric_std.ALL;
6
7  entity regfileEXT is
8  generic (dw : natural:= 4; size : natural:= 4; adrw : natural:= 2);
9  port(
10     Datain : in  std_logic_vector(dw-1 downto 0);
11     rAddr1 : in  std_logic_vector(adrw-1 downto 0);
12     rAddr2 : in  std_logic_vector(adrw-1 downto 0);
13     wAddr  : in  std_logic_vector(adrw-1 downto 0);
14     we     : in  std_logic;
15     clk    : in  std_logic;
16     reset  : in  std_logic;
17     Dataout1 : out std_logic_vector(dw-1 downto 0);
18     Dataout2 : out std_logic_vector(dw-1 downto 0));
19  end regfileEXT;
20
21  ARCHITECTURE behavioural OF regfileEXT IS
22  type regArray is array(0 to size-1) of std_logic_vector(dw-1 downto 0);
23  signal regfile : regArray;
24
25  BEGIN
26  process(clk)
27  begin
28  if (clk'event and clk='1') then
29  if reset ='1' then
30  for i IN regfile'range loop
31  regfile(i) <= x"FFFFFFFF";
32  end loop;
33  else
34  if we='1' then
35  regfile(to_integer(unsigned(wAddr))) <= Datain;
36  else
37  Dataout1 <= regfile(to_integer(unsigned(rAddr1)));
38  Dataout2 <= regfile(to_integer(unsigned(rAddr2)));
39  end if;
40  end if;
41  end if;
42  end process;
43  end behavioural;

```

Εικ6.0: Τροποποιημένο Register file.

6.1

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  USE ieee.numeric_std.ALL;
4
5  entity MIPS is
6  port(
7      Mreset : in std_logic;
8      Mclk : in std_logic;
9      MInstruction : out std_logic_vector(31 downto 0);
10     MrAddr1 : out std_logic_vector(4 downto 0);
11     MrAddr2 : out std_logic_vector(4 downto 0);
12     MwAddr : out std_logic_vector(4 downto 0);
13     Mreg1 : out std_logic_vector(31 downto 0);
14     Mreg2 : out std_logic_vector(31 downto 0);
15     Mout : out std_logic_vector(31 downto 0));
16 end MIPS;
17
18 architecture mips_x of MIPS is
19
20     component ALU32 port(
21         ALUin1: in std_logic_vector(31 downto 0);
22         ALUin2: in std_logic_vector(31 downto 0);
23         ALUctrl: in std_logic_vector(3 downto 0);
24         ALUout1: out std_logic_vector(31 downto 0);
25         zero: out std_logic);
26     end component;
27
28     component regfileEXT
29     generic (dw : natural := 32; size : natural := 32; adrw : natural := 5);
30     port(
31         Datin : in std_logic_vector(dw-1 downto 0);
32         rAddr1 : in std_logic_vector(adrw-1 downto 0);
33         rAddr2 : in std_logic_vector(adrw-1 downto 0);
34         wAddr : in std_logic_vector(adrw-1 downto 0);
35         we : in std_logic;
36         clk : in std_logic;
37         reset : in std_logic;
38         Dataout1 : out std_logic_vector(dw-1 downto 0);
39         Dataout2 : out std_logic_vector(dw-1 downto 0));
40     end component;
41
42     component instruction_memory port(
43         Addr : in std_logic_vector(3 downto 0);
44         C : out std_logic_vector(31 downto 0));
45     end component;
46
47     component Control port(
48         OP_Sto0: IN STD_LOGIC_VECTOR(5 DOWNTO 0);
49         RegDst, RegWrite, ALUSrc, Branch: OUT STD_LOGIC;
50         MemRead, MemWrite, MemtoReg: OUT STD_LOGIC;
51         ALU_op: OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
52     end component;
53
54     component ALU_Control port(
55         OP_Sto0: IN STD_LOGIC_VECTOR(5 DOWNTO 0);
56         ALU_op: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
57         Operation: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
58 end component;

```

```

59
60 component program_counter port(
61     Clock : in std_logic;
62     Reset : in std_logic;
63     PCin: in std_logic_vector(3 downto 0);
64     PCout : out std_logic_vector(3 downto 0));
65 end component;
66
67 component adder port(
68     Addin : in std_logic_vector(3 downto 0);
69     Addout: out std_logic_vector(3 downto 0));
70 end component;
71
72 signal ADDERtoPC : std_logic_vector(3 downto 0);
73 signal PCout1 : std_logic_vector(3 downto 0);
74 signal instr31to0 : std_logic_vector(31 downto 0);
75 signal RegDst1, RegWrit1, ALUSrc1, Branch1: STD_LOGIC;
76 signal MemRead1, MemWrit1, MemtoReg1 : STD_LOGIC;
77 signal ALU_op1 : STD_LOGIC_VECTOR(1 DOWNTO 0);
78 signal REGout1 : std_logic_vector(31 downto 0);
79 signal REGout2 : std_logic_vector(31 downto 0);
80 signal Operation1 : STD_LOGIC_VECTOR(3 DOWNTO 0);
81 signal ALUout1 : std_logic_vector(31 downto 0);
82 signal ALUzero : std_logic;
83
84 begin
85     ADDER_MAP : adder port map(Addin=>PCout1, Addout=>ADDERtoPC);
86
87     PC_MAP : program_counter port map(Clock=>Mclk, Reset=>Mreset, PCin=>ADDERtoPC, PCout=>PCout1);
88
89     INSTR_MAP : instruction_memory port map(Addr=>PCout1, C=>INSTR31to0);
90
91     CONTROL_MAP : Control port map(
92         OP_5to0=>INSTR31to0(31 downto 26),
93         RegDst=>RegDst1,
94         RegWrite=>RegWrit1,
95         ALUSrc=>ALUSrc1,
96         Branch=>Branch1,
97         MemRead=>MemRead1,
98         MemWrite=>MemWrit1,
99         MemtoReg=>MemtoReg1,
100         ALU_op=>ALU_op1);
101
102     REG_MAP : regfileEXT port map(
103         Datain=>ALUout1,
104         rAddr1=>INSTR31to0(25 downto 21),
105         rAddr2=>INSTR31to0(20 downto 16),
106         wAddr =>INSTR31to0(15 downto 11),
107         we=>RegWrit1,
108         clk=>Mclk,
109         reset=>Mreset,
110         Dataout1=>REGout1,
111         Dataout2=>REGout2);
112
113     ALUControl_MAP : ALU_Control port map(
114         OP_5to0=>INSTR31to0(5 downto 0),
115         ALU_op=>ALU_op1, Operation=>Operation1);
116
117     ALU32_MAP : ALU32 port map(
118         ALUin1=>REGout1,
119         ALUin2=>REGout2,
120         ALUctrl=>Operation1,
121         ALUout1=>ALUout1,
122         zero=>ALUzero);
123
124     MInstruction <= INSTR31to0;
125     MrAddr1 <= INSTR31to0(25 downto 21);
126     MrAddr2 <= INSTR31to0(20 downto 16);
127     MwAddr <= INSTR31to0(15 downto 11);
128     Mreg1 <= REGout1;
129     Mreg2 <= REGout2;
130     Mout <= ALUout1;
131 end mips_x;

```

Εικ6.1: VHDL κώδικας με MIPS entity.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  USE ieee.numeric_std.ALL;
4
5  entity MIPS_tb is
6  end MIPS_tb;
7
8  architecture test_b of MIPS_tb is
9  component MIPS is port(
10     Mreset : in std_logic;
11     Mclk : in std_logic;
12     MInstruction : out std_logic_vector(31 downto 0);
13     MrAddr1 : out std_logic_vector(4 downto 0);
14     MrAddr2 : out std_logic_vector(4 downto 0);
15     MwAddr : out std_logic_vector(4 downto 0);
16     Mreg1 : out std_logic_vector(31 downto 0);
17     Mreg2 : out std_logic_vector(31 downto 0);
18     Mout : out std_logic_vector(31 downto 0));
19  end component;
20
21  signal clk, reset : std_logic;
22  signal MInstruction1, Mreg11, Mreg21, Mout1 : std_logic_vector(31 downto 0);
23  signal MrAddr11, MrAddr21, MwAddr1 : std_logic_vector(4 downto 0);
24
25  BEGIN
26  MIPS_MAP : MIPS port map(
27     Mclk=>clk, Mreset=>reset, MInstruction=>MInstruction1,
28     MrAddr1=>MrAddr11, MrAddr2=>MrAddr21, MwAddr=>MwAddr1,
29     Mreg1=>Mreg11, Mreg2=>Mreg21, Mout=>Mout1);
30  process
31  begin
32     reset<='1';
33     clk<='0';
34     wait for 50 ps;
35     clk<='1'; wait for 50 ps;
36     reset<='0';
37     clk<='0'; wait for 50 ps;
38     clk<='1'; wait for 50 ps;
39     clk<='0'; wait for 50 ps;
40     clk<='1'; wait for 50 ps;
41     clk<='0'; wait for 50 ps;
42     clk<='1'; wait for 50 ps;
43  end process;
44  end test_b;

```

Εικ6.1.2: VHDL testbench κώδικας για το MIPS entity.

6.4.1

Τοποθετούμε τις ακόλουθες εντολές στις θέσεις 0, 1 της μνήμης.

add \$4, \$2, \$6

sub \$5, \$2, \$6

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4  use ieee.numeric_std.all;
5
6  entity instruction_memory is port (
7      Addr : in std_logic_vector(31 downto 0);
8      C : out std_logic_vector(31 downto 0)
9  );
10 end instruction_memory;
11
12 architecture arch1 of instruction_memory is
13     type instr_array is array (0 to 15) of std_logic_vector (31 downto 0);
14     constant instr_mem: instr_array := (
15         "00000000010001100010000000100000", --0 add $4, $2, $6
16         "00000000110000100010100000100010", --1 sub $5 $2 $6
17         "11111111111111111111111111111111", --2
18         "00000000000000000000000000000000", --3
19         "11111111111111111111111111111111", --4
20         "00000000000000000000000000000000", --5
21         "00000000101001100010000000100000", --6 add $4, $5, $6
22         "11111111111111111111111111111111", --7
23         "11111111111111111111111111111111", --8
24         "11111111111111111111111111111111", --9
25         "11111111111111111111111111111111", --10
26         "11111111111111111111111111111111", --11
27         "11111111111111111111111111111111", --12
28         "11111111111111111111111111111111", --13
29         "11111111111111111111111111111111", --14
30         "11111111111111111111111111111111" --15
31     );
32 begin
33     C <= instr_mem(to_integer(unsigned(Addr)));
34 end arch1;

```

Εικ6.4.1: VHDL κώδικας μνήμης εντολών MIPS.

6.4.2

Ενεργοποιούμε το σήμα reset για ένα κύκλο του ρολογιού όπως φαίνεται στην Εικόνα 6.4.2.


```

30  process
31  begin
32      reset<='1';
33      clk<='0';
34      wait for 50 ps;
35      clk<='1'; wait for 50 ps;
36      reset<='0';
37      clk<='0'; wait for 50 ps;
38      clk<='1'; wait for 50 ps;
39      clk<='0'; wait for 50 ps;
40      clk<='1'; wait for 50 ps;
41      clk<='0'; wait for 50 ps;
42      clk<='1'; wait for 50 ps;
43  end process;
44  end test_b;

```

Εικ6.4.2: Ενεργοποίηση reset για ένα κύκλο ρολογιού μέσω αρχείου testbench.

6.4.3



Εικ6.4.3: Αποτελέσματα του MIPS από τη κυματομορφή.