

ARJUN PANDEY

D-36, Slice-4, Sch-78, Vijay Nagar, Indore (MP), India 452010
91- 9630781410  arjunpandey981@gmail.com  LinkedIn  GitHub

Education

Vellore Institute of Technology

Bachelor of Technology in Electronics and Communication

Oct 2021 – July 2025

CGPA -9.37/10.00

Indore Public School Eastern Campus

Higher Secondary

2020

Research Interests

VLSI system Design and Verification, Verilog, Microcontroller Coding

Conferences & Competitions

IITNiF Agrithon 2023

Agri based 24 Hackathon organized by the IIT Tirupati Navavishkar I-HUB Foundation

11th-12thFeb 2023

IIT Tirupati, India

- * Co-worked on building farmland automation system with aim to minimize the buying Cost.
- * Project idea pitched to industry experts and is under development phased based on industry reviews.
- * Experimented model with a smaller prototype of the actual system for real time demonstration and data capturing on web and mobile application.
- * Team effort and ideation of project made to the local newspaper for both appreciation and awareness regarding the prototype.

Position of Responsibility

The Electronics Club, VIT Vellore

Senior Core Member

Jan 2023 – Present

Vellore, India

- * Organized **Sensored** two days hands-on electronics training workshop. Club's flagship events during technical week Gravitas with over 350+ footfalls.
- * Individual role to work on the backend of event as a technical support assisting freshers on technical training.

Relevant Coursework

Tessolve Semiconductors Bangalore

VLSI internship cum Course

3rd June 2023

Vellore, India

- * Hands on online course on building design of any given logical system using Systems Verilog.
- * Basics of DSD and how to start systems Verilog design for any system provided after initial designing.

Training on System Verilog for Design and Verification (Intel)

Design and Verification Training

Sep-Nov 2022

Vellore, India

- * Industry level training session on building skills for design and verification of systems.

Technical Skills

Languages & Frameworks (CS): HTML, CSS, JS

Languages & frameworks (ECE): Verilog, Systems Verilog, Keil micro vision, Matlab, Cadence, R Studio

Developer Tools: VS Code, Jupyter Notebook, MS Office

Academic Achievements

- * Qualified for **RMO** in 2018 among 480 students from MP conducted by **Mathematics Teachers' Association (MTA)** and **Homi Bhabha Centre for Science Education (HBCSE)**.