```
timescale 1ns / 1ps
2
3
  module ee201 numlock sm(Clk, reset, U, Z, Unlock,
      q I, q G1get, q G1, q G10get, q G10, q G101get,
4
      q G101, q G1011get, q G1011, q Opening, q Bad);
5
6
7
      /* INPUTS */
8
      // Clock & Reset
9
                   Clk, reset;
      input
10
      input
                   U, Z;
11
12
      /* OUTPUTS */
13
      // store current state
14
      output
                   q_I, q_G1get, q_G1, q_G10get, q_G10, q_G101get,
15
                   q_G101, q_G1011get, q_G1011, q_Opening, q_Bad;
16
      //Unlock Output
17
                   Unlock;
      output
18
      reg [10:0]
                   state;
19
      reg [1:0] UZ;
20
       reg [2:0] Timerout_count;
21
22
      assign \{U, Z\} = UZ;
23
      assign {q I, q G1get, q G1, q G10get, q G10, q G101get,
24
                   q_G101, q_G1011get, q_G1011, q_Opening, q_Bad} = state;
25
26
27
      // lets make accessing the state information easier within the state
28
  machine code
      // each line aliases the approriate state bits and sets up a 1-hot
29
  code
      localparam
30
31
      Q I
                   = 11'b00000000001;
32
      Q G1GET
                   = 11'b00000000010;
33
      Q G1
                   = 11'b0000000100;
34
      Q G10GET
                   = 11'b0000001000;
35
                   = 11'b00000010000;
36
      0 G10
      0 G101GET
                   = 11'b00000100000;
37
      Q G101
                   = 11'b00001000000;
38
      Q G1011GET = 11'b00010000000;
39
      Q G1011
                = 11'b00100000000;
40
                   = 11'b01000000000;
41
      Q OPENING
42
      Q BAD
                   = 11'b10000000000;
43
```

```
44
        //wire variables
        wire = Timerout;
45
46
47
        // NSL AND SM
48
        always @ (posedge Clk, posedge reset)
49
        begin
50
            if(reset)
51
                 state <= Q_I;</pre>
52
            else
53
            begin
54
                 case(state)
55
                 Q I:
56
                      begin
57
                           if (UZ == 2'b10)
58
                                state <= Q_G1GET;</pre>
59
                      end
60
                 Q_G1GET:
61
                      begin
62
                           if (U == 0)
63
                                state <= Q_G1;
64
                      end
65
                 Q_G1:
66
                      begin
67
                           if (UZ == 2'b01)
68
                                state <= Q_G10GET;</pre>
69
                           else if (UZ == 2'b10)
70
                                state <= Q BAD;</pre>
71
                      end
72
                 Q_G10GET:
73
74
                      begin
                           if (Z == 0)
75
                                state <= Q_G10;
76
77
                      end
                 Q_G10:
78
79
                      begin
                           if ( UZ == 2'b10 )
80
                                state <= Q G101GET;</pre>
81
                           else if (UZ == 2'b01)
82
                                state <= Q BAD;</pre>
83
84
                      end
                 Q_G101GET:
85
                      begin
86
87
                           if (U == 0)
                                state <= Q_G101;
88
```

```
89
                       end
                  Q_G101:
90
                       begin
91
                            if ( UZ == 2'b10 )
92
                                state <= Q G1011GET;</pre>
93
                           else if (UZ == 2'b01)
94
                                state <= Q BAD;</pre>
95
96
                       end
                  Q_G1011GET:
97
                       begin
98
                            if (U == 0)
99
                                state <= Q_G1011;
100
                       end
101
                  Q G1011:
102
                       state <= Q OPENING;</pre>
103
                  Q OPENING:
104
                       if (Timerout)
105
                            state <= Q_I;
106
                  Q_BAD:
107
                       begin
108
109
                            if (UZ = 2'b00)
                                state <= Q_I;</pre>
110
                       end
111
                  endcase
112
113
             end
        end
114
115
        always @ (posedge Clk, posedge reset)
116
        begin
117
             if (Q OPENING)
118
                  Timerout count <= Timerout count + 1;</pre>
119
             else
120
                  Timerout_count <= 0;</pre>
121
122
        end
123
        // OFL
124
        assign Unlock = state && Q_OPENING;
125
        assign Timerout = Timerout count && 3'b101;
126
127
   endmodule
128
```