```
... /////////
2 // Author:
                    Danny Pan, Mackenzie Collins
3 // Create Date:
                    02/17/2008, 2/6/2012
4 // File Name:
                    ee201 numlock top.v [EXERCISE given to studnents]
5 // Description:
6 //
7 //
8 // Revision:
                    2.1
  // Additional Comments: Students: Search for the "TODO" sections and
  complete them.
                                 There are about eleven "TODO" sections.
  //
10
  //////////
12
  `timescale 1ns / 1ps
13
14
  module ee201 numlock top (
15
         MemOE, MemWR, RamCS, FlashCS, QuadSpiFlashCS, // Disable the
16
  three memory chips
17
         ClkPort,
                                          // the 100 MHz incoming clock
18
  signal
19
         // BtnL, BtnU, BtnD, BtnR,
                                            // the Left, Up, Down, and
20
  the Right buttons
21
                                       // the center button (this is our
         //
22
  reset in most of our designs)
         // Sw7, Sw6, Sw5, Sw4, Sw3, Sw2, Sw1, Sw0, // 8 switches
23
24
         Ld7, Ld6, Ld5, Ld4, Ld3, Ld2, Ld1, Ld0, // 8 LEDs
25
         An3, An2, An1, An0,
                                          // 4 anodes
26
         Ca, Cb, Cc, Cd, Ce, Cf, Cg,
                                          // 7 cathodes
27
                                          // Dot Point Cathode on SSDs
         Dp
28
29
30
         BtnC, BtnL, BtnR
                                          //reset, U, Z
        );
31
32
33
34
      /* INPUTS */
      // Clock & Reset I/0
35
      input
                 ClkPort:
36
  // TODO: DEFINE THE INPUTS (buttons and switches) you need for this
  project - done
```

```
// make sure to add those to the ee201_numlock_top PORT list also!
       // Project Specific Inputs
39
       input Clk, reset, U, Z;
40
41
42
43
       /* OUTPUTS */
44
       // Control signals on Memory chips (to disable them)
45
       output MemOE, MemWR, RamCS, FlashCS, QuadSpiFlashCS;
46
       // Project Specific Outputs
47
       // LEDs
48
       output Ld0, Ld1, Ld2, Ld3, Ld4, Ld5, Ld6, Ld7;
49
       // SSD Outputs
50
       output Cg, Cf, Ce, Cd, Cc, Cb, Ca, Dp;
51
       output Ano, An1, An2, An3;
52
53
54
55
       /* LOCAL SIGNALS */
56
                        reset, ClkPort;
57
       wire
       wire
                        board clk, sys clk;
58
       wire [1:0]
                        ssdscan clk;
59
       reg [26:0]
                        DIV CLK;
60
       wire
                        U, Z;
61
62
       wire
                        q_I, q_G1get, q_G1, q_G10get, q_G10, q_G101get,
  q_G101, q_G1011get, q_G1011, q_Opening, q_Bad;
                        Unlock;
       wire
63
       reg [3:0]
                        state num;
64
65
       reg [3:0]
                        state sum;
       wire [3:0]
                        selected state;
66
                        hot1 state error;
67
       reg
                        selected_state_value;
68
       reg
       reg [3:0]
                        SSD;
69
                        SSD0, SSD1, SSD2, SSD3;
      wire [3:0]
70
       reg [6:0]
                        SSD CATHODES;
71
       wire [6:0]
                        SSD CATHODES blinking;
72
73
74
75
76 // Disable the three memories so that they do not interfere with the rest
  of the design.
       assign {MemOE, MemWR, RamCS, FlashCS, QuadSpiFlashCS} = 5'b11111;
77
78
79
```

```
// CLOCK DIVISION
81
82
       // The clock division circuitary works like this:
83
       //
84
       // ClkPort ---> [BUFGP2] ---> board clk
85
       // board clk ---> [clock dividing counter] ---> DIV CLK
86
       // DIV CLK ---> [constant assignment] ---> sys clk;
87
88
       BUFGP BUFGP1 (board_clk, ClkPort);
89
90
   // As the ClkPort signal travels throughout our design,
91
   // it is necessary to provide global routing to this signal.
   // The BUFGPs buffer these input ports and connect them to the global
   // routing resources in the FPGA.
95
       // BUFGP BUFGP2 (reset, BtnC); In the case of Spartan 3E (on Nexys-2)
96
   board), we were using BUFGP to provide global routing for the reset
   signal. But Spartan 6 (on Nexys-3) does not allow this.
       assign reset = BtnC;
97
98
99
       // Our clock is too fast (100MHz) for SSD scanning
100
       // create a series of slower "divided" clocks
101
       // each successive bit is 1/2 frequency
102
   // TODO: create the sensitivity list - done
103
       always @ (posedge board_clk, posedge reset)
104
       begin : CLOCK_DIVIDER
105
         if (reset)
106
                DIV CLK <= 0;
107
108
         else
                DIV CLK <= DIV CLK + 1'b1;
109
                // just incrementing makes our life easier
110
   // TODO: add the incrementer code - done
111
112
       end
   //----
113
       // pick a divided clock bit to assign to system clock
114
       // your decision should not be "too fast" or you will not see you
115
   state machine working
       assign sys clk = DIV CLK[25]; // DIV CLK[25] (\sim 1.5 \text{Hz}) = (100 \text{MHz})
116
   2**26)
117
118
119 | / / -----
120 // INPUT: SWITCHES & BUTTONS
121
       // BtnL/BtnR is abstract
```

```
122
       // let's form some wire aliases with easier naming (U and Z, for UNO
   and ZERO)
123
   // TODO: add the lines to assign your I/O inputs to U and Z - done
124
       assign {U,Z} = {BtnL, BtnR};
125
126
127
       // switches used to send the value of a specific state to LD6
128
129
       assign selected state = {Sw3, Sw2, Sw1, Sw0};
130
131
132
   //----
133
   // DESIGN
134
135
136
       ee201_numlock_sm SM1(.Clk(sys_clk), .reset(reset),
137
                                      .q_I(q_I), .q_G1get(q_G1get),
138
   .q G1(q G1), .q_G10get(.q_G10get),
                                      .q G10(q G10), .q G101get(q(G101get),
139
   .q G101(q G101),
 •••
                                     .q_G1011get(.q_G1011get),
140
   .q G1011(q G1011), .q Opening(q Opening), .q Bad(q Bad));
   // TODO: finish the port list - done
141
   // make sure you are following the naming scheme above
142
143
144
       // convert the 1-hot state to a hex-number for easy display
145
146
        `define QI NUM
                                 4'b0000
147
        `define OG1GET NUM
                                 4'b0001
148
        `define QG1 NUM
                                 4'b0010
149
        `define QG10GET NUM
150
                                 4'b0011
        `define QG10 NUM
151
                                 4'b0100
        `define OG101GET NUM
152
                                 4'b0101
        `define QG101 NUM
153
                                 4'b0110
        `define QG1011GET NUM
154
                                 4'b0111
        `define OG1011 NUM
155
                                 4'b1000
        `define OOPENING NUM
156
                                 4'b1001
        `define QBAD NUM
                                 4'b1010
157
158
       always @ ( q_I, q_G1get, q_G1, q_G10get, q_G10, q_G101get, q_G101,
159
   q_G1011get, q_G1011, q_Opening, q_Bad )
       begin : ONE_HOT_TO_HEX
160
            (* full_case, parallel_case *) // to avoid prioritization
161
```

```
161...
    (Verilog 2001 standard)
            case ( {q_I, q_G1get, q_G1, q_G10get, q_G10, q_G101get, q_G101,
162
    q G1011get, q G1011, q Opening, q Bad} )
163
    // TODO: complete the 1-hot encoder
164
                 11'b00000000001: state num = `QI NUM;
165
                 11'b00000000010: state num = `QG1GET NUM;
166
                 11'b00000000100: state num = `QG1 NUM;
167
                 11'b00000001000: state num = `QG10GET_NUM;
168
                 11'b00000010000: state num = `QG10 NUM;
169
                 11'b00000100000: state num = `QG101GET NUM;
170
                 11'b00001000000: state num = `QG101 NUM;
171
                 11'b00010000000: state num = `QG1011GET NUM;
172
                 11'b00100000000: state num = `QG1011 NUM;
173
                 11'b01000000000: state num = `QOPENING NUM;
174
                 11'b10000000000: state num = `OBAD NUM:
175
            endcase
176
        end
177
178
179
180
    // OUTPUT: LEDS
181
        assign {Ld7,Ld6,Ld5,Ld4} = state num;
182
183
184
        // display 1-hot state errors
        // add all of the state bits. if the sum != 1 then we have a problem
185
        // we need to support 0-10 so sum must be 4-bit
186
187
        always @ (q_I, q_G1get, q_G1, q_G10get, q_G10, q_G101get, q_G101,
188
    q G1011get, q G1011, q Opening, q Bad)
        begin
189
        // TODO: finish the logic for state sum
190
            state\_sum = \{q_I, q_G1get, q_G1, q_G10get, q_G10, q_G101get,
191
    q_G101, q_G1011get, q_G1011, q_Opening, q_Bad};
        end
192
193
194
        // we could do the following with an assign statement also.
        // Ofcourse, then we need to declare hot1 state error as a wire.
195
        // assign hot1 state error = (state sum != 4'b0001) ? 1'b1 : 1'b0;
196
        // Or we can avoid this intermediate hot1 state error altogether!
197
198
        // assign Ld2 = (state sum != 4'b0001) ? 1'b1 : 1'b0;
199
200
        always @ (state sum)
        begin
201
            hot1_state_error = (state_sum != 4'b0001) ? 1'b1 : 1'b0;
202
```

```
203
       end
204
       assign Ld2 = hot1 state error;
205
206
       // display the value of selected state
207
208
       always @ ( selected_state, q_I, q_G1get, q_G1, q_G10get, q_G10,
209
   q_G101get, q_G101, q_G1011get, q_G1011, q_Opening, q_Bad )
       begin : SELECTED_STATE_VALUE
210
            (* full_case, parallel_case *) // to avoid prioritization
211
   (Verilog 2001 standard)
            case ( selected state )
212
                `QI NUM:
                                      selected state value = q I;
213
                `QG1GET NUM:
                                      selected state value = q G1get;
214
                `QG1 NUM:
                                      selected state value = q G1;
215
                `QG10GET NUM:
                                      selected state value = q G10qet;
216
                `QG10 NUM:
                                      selected_state_value = q_G10;
217
                                      selected_state_value = q_G101get;
                `QG101GET NUM:
218
                `QG101 NUM:
                                      selected_state_value = q_G101;
219
                `OG1011GET NUM:
                                      selected state value = q G1011get;
220
                `QG1011 NUM:
                                      selected state value = q G1011;
221
                                      selected state_value = q_Opening;
                `QOPENING NUM:
222
                `QBAD_NUM:
                                      selected state value = q Bad;
223
            endcase
224
       end
225
       assign Ld3 = selected_state_value;
226
227
       assign \{Ld1, Ld0\} = \{U, Z\};
228
229
230
231
232 | / / -----
   // SSD (Seven Segment Display)
233
234
   // TODO: finish the assignment for SSD3, SSD2, SSD1
235
       assign SSD3 = (2**state num)/(16**2);
236
       assign SSD2 = (2**state num)/(16);
237
       assign SSD1 = (2**state num)%16;
238
239
       assign SSD0 = state num;
240
241
       // need a scan clk for the seven segment display
242
243
       // 100 MHz / 2^18 = 381.5 cycles/sec ==> frequency of DIV_CLK[17]
244
       // 100 MHz / 2^19 = 190.7 cycles/sec ==> frequency of DIV CLK[18]
245
```

```
246
        // 100 MHz / 2^20 = 95.4 cycles/sec ==> frequency of DIV CLK[19]
247
        // 381.5 cycles/sec (2.62 ms per digit) [which means all 4 digits are
248
   lit once every 10.5 ms (reciprocal of 95.4 cycles/sec)] works well.
249
        //
250
        //
251
            DIV CLK[17]
        //
252
        //
253
        //
254
                                          1
                                                        1
255
        //
                                    0
                                                 0
        //
            DIV CLK[18]
256
        //
257
        //
258
                                                 1
                                                       1
        //
                                   0
                                          0
259
        //
            DIV CLK[19]
260
        //
261
262
        assign ssdscan clk = DIV CLK[19:18];
263
264
        assign An0 = !(\sim(ssdscan\ clk[1])\ \&\&\ \sim(ssdscan\ clk[0])); // when
265
   ssdscan clk = 00
        assign An1 = !(\sim(ssdscan\ clk[1])\ \&\&\ (ssdscan\ clk[0]));
                                                                      // when
266
   ssdscan clk = 01
        assign An2 = !((ssdscan_clk[1]) \&\& \sim(ssdscan_clk[0])); // when
267
   ssdscan clk = 10
        assign An3 = !((ssdscan clk[1]) \&\& (ssdscan clk[0])); // when
268
   ssdscan clk = 11
269
270
        always @ (ssdscan clk, SSD0, SSD1, SSD2, SSD3)
271
        begin : SSD SCAN OUT
272
            case (ssdscan clk)
273
274
   // TODO: finish the multiplexor to scan through SSD0-SSD3 with
275
   ssdscan clk[1:0]
            2'b00: SSD = SSD0;
276
            2'b01: SSD = SSD1;
277
            2'b10: SSD = SSD2;
278
            2'b11: SSD = SSD3;
279
280
            endcase
        end
281
282
283
        // and finally convert SSD_num to ssd
284
```

```
// TODO: write the code to enable "blinking"
       // we want the CATHODES to turn "on-off-on-off" with system clock
286
       // while we are in state: OPENING
287
       assign SSD CATHODES blinking = SSD CATHODES | ( {7{q Opening &
288
   ~sys clk}} );
       assign {Ca, Cb, Cc, Cd, Ce, Cf, Cq, Dp} = {SSD CATHODES blinking,
289
   1'b1};
290
       // Following is Hex-to-SSD conversion. Even though
291
       always @ (SSD)
292
       begin: HEX TO SSD
293
            case (SSD)
294
   // TODO: write cases for 0-9
295
                4'b0001: SSD CATHODES = 7'b0000001; // 1
296
                4'b0010: SSD CATHODES = 7'b0001111 ; // 2
297
                4'b0011: SSD CATHODES = 7'b0010010 : // 3
298
                4'b0100: SSD CATHODES = 7'b0000110; //
299
                4'b0101: SSD CATHODES = 7'b0100100; //
300
                4'b0110: SSD_CATHODES = 7'b0100000 ; //
301
                4'b0111: SSD CATHODES = 7'b0001111 ; // 7
302
                4'b1000: SSD CATHODES = 7'b0000000 ; //
303
                4'b1001: SSD CATHODES = 7'b0000100; //
304
                4'b1010: SSD CATHODES = 7'b0001000; // A
305
                4'b1011: SSD CATHODES = 7'b1100000; // B
306
                4'b1100: SSD_CATHODES = 7'b0110001; // C
307
                4'b1101: SSD_CATHODES = 7'b1000010 ; // D
308
                4'b1110: SSD CATHODES = 7'b0110000 ; // E
309
                4'b1111: SSD CATHODES = 7'b0111000 ; // F
310
311
                default: SSD CATHODES = 7'bXXXXXXXX ; // default is not needed
   as we covered all cases
           endcase
312
313
       end
314
   endmodule
315
316
317
318
```