```
/*
1
2 Danny Pan
3 Mackenzie Collins
4
  */
5
   `timescale 100ms / 1ms
6
7
  module ee201 numlock sm tb;
8
9
  //set variables
10
           Clk tb, reset tb, U tb, Z tb
11 req
           Unlock tb;
  wire
12
  wire
           q I tb, q G1get tb, q G1 tb, q G10get tb, q G10 tb, q G101get tb,
13
           q G101 tb, q G1011get tb, q G1011 tb, q Opening tb, q Bad tb;
14
15
  //instantiate the numlock sm module
  ee201_numlock_sm UUT (.Clk(Clk_tb), .reset(reset_tb), .U(U_tb), .Z(Z_tb),
  .Unlock(Unlock_tb),
       .q_I(q_I_tb), .q_G1get(q_G1get_tb), .q_G1(q_G1_tb),
18
  .q G10get(q G10get tb), .q G10(q G10 tb),
19
       .q_G101get(q_G101get_tb), .q_G101(q_G101_tb),
  .q_G1011get(q_G1011get_tb), .q_G1011(q_G1011_tb),
       .q Opening(q Opening tb), q Bad(q Bad tb));
20
21
  //intiaize variables
22
  initial begin Clk_tb = 1'b0; end
23
  always begin #1; Clk tb = \sim Clk tb; end
  initial begin reset tb = 1'b1; #3; reset tb = 1'b0; end
  initial
26
     begin
27
           U = 0; Z = 0;
28
           #5;
29
           U = 1; Z = 0;
30
31
           #2:
           U = 0; Z = 1;
32
33
           #2;
           U = 1; Z = 0;
34
35
           #2;
36
           U = 1; Z = 0;
37
     end
38
  endmodule
```