

```
1  /*
2  Danny Pan
3  Mackenzie Collins
4  */
5
6  `timescale 100ms / 1ms
7
8  module ee201_numlock_sm_tb;
9
10 //set variables
11 reg      Clk_tb, reset_tb, U_tb, Z_tb
12 wire     Unlock_tb;
13 wire     q_I_tb, q_G1get_tb, q_G1_tb, q_G10get_tb, q_G10_tb, q_G101get_tb,
14          q_G101_tb, q_G1011get_tb, q_G1011_tb, q_Opening_tb, q_Bad_tb;
15
16 //instantiate the numlock_sm module
17 ee201_numlock_sm UUT (.Clk(Clk_tb), .reset(reset_tb), .U(U_tb), .Z(Z_tb),
... .Unlock(Unlock_tb),
18     .q_I(q_I_tb), .q_G1get(q_G1get_tb), .q_G1(q_G1_tb),
... .q_G10get(q_G10get_tb), .q_G10(q_G10_tb),
19     .q_G101get(q_G101get_tb), .q_G101(q_G101_tb),
... .q_G1011get(q_G1011get_tb), .q_G1011(q_G1011_tb),
20     .q_Opening(q_Opening_tb), q_Bad(q_Bad_tb));
21
22 //intiaize variables
23 initial begin Clk_tb = 1'b0; end
24 always begin #1; Clk_tb = ~ Clk_tb; end
25 initial begin reset_tb = 1'b1; #3; reset_tb = 1'b0; end
26 initial
27     begin
28         U = 0; Z = 0;
29         #5;
30         U = 1; Z = 0;
31         #2;
32         U = 0; Z = 1;
33         #2;
34         U = 1; Z = 0;
35         #2;
36         U = 1; Z = 0;
37     end
38
39 endmodule
```