

Lesson 1. The Arithmetical-Logical Unit

Computer Structure and Organization

Degree in Computer Sciences

Degree in Computers Engineering

Double Degree in Computer Science
Engineering and Business

Administration and Management



Computers Structure and Organization:
Degree in Computer Sciences /
Degree in Computer Engineering
Double Degree in Computer Science
Engineering and Business Administration
and Management

Automatic Department

The Arithmetical-Logical Unit

Contents

- ALU multiplication algorithms:
 - Addition-displacement algorithm (unsigned multiplication)
 - Booth's algorithm (multiplication in Complement to 2)
- ALU division algorithms (unsigned division):
 - Division with restoration of the rest.
- Multiplication and division of floating point numbers.
- Acceleration of multiplication and division operations.
- Example of ALU circuits.
- References.




The Arithmetical-Logical Unit

ALU algorithms (I)

Multiplication: ADD-SHIFT (I)

- **Multiplication. Add-Shift algorithm ($A \times B$)**
- Only works with unsigned numbers
- An initial phase and two steps (add and shift) per bit of the Multiplier
- Initiate $P_0 = B$
- Initiate $P_1 = 0$
- Initiate **SR** = 0

(SR means Shift Register)




The Arithmetical-Logical Unit

ALU algorithms (II)

Multiplication: ADD-SHIFT (II)

- **Multiplication. Add-Shift algorithm ($A \times B$)**
- **First step:**
 - 1.- IF **LSB** of $P_0 = 1$
Then ADD P_1 , **Multiplicand**
Else ADD P_1 , 0
 - 2.- Store the result in the upper bits of the **Shift Register**
 - 3.- Copy P_0 in the lower bits of the **Shift Register**




The Arithmetical-Logical Unit

ALU algorithms (III)

Multiplication: ADD-SHIFT (III)

- **Multiplication. Add-Shift algorithm ($A \times B$)**
- **Second step:**
 - 1.- Shift once to the left the **Shift Register** by using previous carry output
 - 2.- Store in P_1 the upper bits of the **Shift Register**
 - 3.- Store in P_0 the lower bits of the **Shift Register**



- [illegible]

[illegible]

-

- Initial state:
Shift Register = 0000 0000
 $P_1 = 0$
 $P_0 = B = 1010$

-
- The diagram illustrates a 1-bit ripple-carry adder for adding two n-bit numbers, A and B. At the top, two n-bit registers hold the inputs: A = 1100 and B = 0000. These are connected to a 1-bit Multiplexer. The Multiplexer's output, labeled '1 bit', is the carry-in for the first stage of the adder. The adder consists of a series of 1-bit full adders. The first stage takes the carry-in (0) and the first bits of A and B (0 and 0) as inputs. Its sum output (0) is fed into the next stage, and its carry-out (0) is fed into the first input of the second stage. This process repeats for all n bits. The final carry-out (0) is fed back into the first input of the first stage. The final sum output is 0000. The diagram also shows a 'reloj' (clock) signal connected to the bottom of the adder stages.

- (SR means Shift Register)**


[illegible]

The Arithmetical-Logical Unit

ALU algorithms (VII)

Multiplication: ADD-SHIFT (VII)

- Get $A \times B$ if $A = 1100$ y $B = 1010$



- Step 2, **shift 1**:
 Shift SR, 1 using carry output (0)
 Upper (SR) $\rightarrow P_1$
 Lower (SR) $\rightarrow P_0$

Shift register	P		Operation
	P_1	P_0	
0000 0000	0000	1010	Initial State
0000 1010	“”	“”	Add 1
0000 0101	0000	0101	Shift 1

(SR means Shift Register)

-

- **Step 1, add 2:**
 LSB (P_0) = 1 \rightarrow upper (SR) = $P_1 + A$
 Carry Output = 0
 $P_0 \rightarrow$ Lower (SR)


Departamento de Automática

The Arithmetical-Logical Unit

ALU algorithms (IX)

Multiplication: ADD-SHIFT (IX)

- Get $A \times B$ if $A = 1100$ y $B = 1010$



- Step 2, shift 2:**
Shift SR, 1 using carry output (0)
Upper (SR) $\rightarrow P_1$
Lower (SR) $\rightarrow P_0$

Shift register	P		Operation
	P_1	P_0	
0000 0000	0000	1010	Initial State
0000 1010	"	"	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	"	"	Add 2
0110 0010	0110	0010	Shift 2


(SR means Shift Register)

The Arithmetical-Logical Unit

ALU algorithms (X)

Multiplication: ADD-SHIFT (X)

- Get $A \times B$ if $A = 1100$ y $B = 1010$



Shift register	P		Operation
	P ₁	P ₀	
0000 0000	0000	1010	Initial State
0000 1010	“”	“”	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	“”	“”	Add 2
0110 0010	0110	0010	Shift 2
0110 0010	“”	“”	Add 3

- Step 1, **add 3**:
 LSB (P_0) = 0 \rightarrow upper (SR) = $P_1 + 0$
 Carry Output = 0
 $P_0 \rightarrow$ Lower (SR)


(SR means Shift Register)

The Arithmetical-Logical Unit

ALU algorithms (XI)

Multiplication: ADD-SHIFT (XI)

- Get $A \times B$ if $A = 1100$ y $B = 1010$



- Step 2, **shift 3**:
 Shift SR, 1 using carry output (0)
 Upper (SR) $\rightarrow P_1$
 Lower (SR) $\rightarrow P_0$

Shift register	P		Operation
	P_1	P_0	
0000 0000	0000	1010	Initial State
0000 1010	"	"	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	"	"	Add 2
0110 0010	0110	0010	Shift 2
0110 0010	"	"	Add 3
0011 0001	0011	0001	Shift 3


(SR means Shift Register)

The Arithmetical-Logical Unit

ALU algorithms (XII)

Multiplication: ADD-SHIFT (XII)

- Get $A \times B$ if $A = 1100$ y $B = 1010$



- Step 1, **add 4**:
 $\text{LSB } (P_0) = 1 \rightarrow \text{upper (SR)} = P_1 + A$
 $\text{Carry Output} = 0$
 $P_0 \rightarrow \text{Lower (SR)}$

Shift register	P		Operation
	P_1	P_0	
0000 0000	0000	1010	Initial State
0000 1010	“”	“”	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	“”	“”	Add 2
0110 0010	0110	0010	Shift 2
0110 0010	“”	“”	Add 3
0011 0001	0011	0001	Shift 3
1111 0001	Add 4

(SR means Shift Register)

ALU algorithms (XIII)

Multiplication: ADD-SHIFT (XIII)

-

- (SR means Shift Register)**

Shift register	P		Operation
	P ₁	P ₀	
0000 0000	0000	1010	Initial State
0000 1010	“”	“”	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	“”	“”	Add 2
0110 0010	0110	0010	Shift 2
0110 0010	“”	“”	Add 3
0011 0001	0011	0001	Shift 3
1111 0001	Add 4
0111 1000	0111	1000	Shift 4

The Arithmetical-Logical Unit

ALU algorithms (XIV)

Multiplication: ADD-SHIFT (XIV)

- Original Add-Shift algorithm only works with unsigned numbers.

The Arithmetical-Logical Unit

ALU algorithms (XV)

Multiplication: ADD-SHIFT (XV)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?

The Arithmetical-Logical Unit

ALU algorithms (XVI)

Multiplication: ADD-SHIFT (XVI)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- Complement 2 and complement 1 adjusts for the algorithm

The Arithmetical-Logical Unit

ALU algorithms (XVII)

Multiplication: ADD-SHIFT (XVII)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- **Complement 2** and complement 1 adjusts for the algorithm
 - **Complement 2**: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor

The Arithmetical-Logical Unit

ALU algorithms (XVIII)

Multiplication: ADD-SHIFT (XVIII)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- Complement 2 and **complement 1** adjusts for the algorithm
 - **Complement 1**: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor

The Arithmetical-Logical Unit

ALU algorithms (XIX)

Multiplication: ADD-SHIFT (XIX)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- Complement 2 and **complement 1** adjusts for the algorithm
 - **Complement 1**: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor. In addition, P_1 must be initiated to A instead of 0

The Arithmetical-Logical Unit

ALU algorithms (XX)

Multiplication: ADD-SHIFT (and XX)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- **Complement 2** and **complement 1** adjusts for the algorithm
 - **Complement 2**: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor
 - **Complement 1**: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor. In addition, P_1 must be initiated to A instead of 0

The Arithmetical-Logical Unit

ALU algorithms (XXI)

Multiplication: Booth's algorithms (I)

- **Multiplication. Booth Algorithm (C2 and unsigned numbers)**
 - Searches for bit strings of 1's and 0's because the operand is shifted in these cases only.
 - We need define 3 numbers: A, S and P where:
 - A is the multiplicand concatenated **at its right side** with a number of zeros equal to its length in bits
 - S is the complement to 2 of the multiplicand concatenated **at its right side** with a number of zeros equal to its length in bits
 - P is the multiplier concatenated **at its left side** with a number of zeros equal to its length in bits
 - We need to add a column, denotated as **Q, at the right side**, with and initial value of 0

The Arithmetical-Logical Unit

ALU algorithms (XXII)

Multiplication: Booth's algorithms (II)

- We must compare the LSB of P and the Q bit. Depending of the combination we must do the following actions:
 - 00 → Shift
 - 01 → $P + A$ and shift
 - 10 → $P + S$ and shift
 - 11 → Shift
- The number of steps of this algorithm is the same as the number of bits of the multiplier

The Arithmetical-Logical Unit

ALU algorithms (XXIII)

Multiplication: Booth's algorithms (III)

- Let's be **A = 1100** and **B = 0110**. Both number are represented in complement to 2.
- A = 1100**₂ = -4₁₀ and **B = 0110**₂ = 6₁₀, so $A \times B = -4_{10} \times 6_{10} = -24_{10}$
- A = C2(A) = 0100**₂ = 4₁₀
- First step is to prepare A, S, P and Q.

Action	Temporary Products	Q
A	1100 0000	0
S	0100 0000	0
P	0000 0110	0

The Arithmetical-Logical Unit

ALU algorithms (XXIV)

Multiplication: Booth's algorithms (IV)

Action	Temporary Products	Q
A	1100 0000	0
S	0100 0000	0
P	0000 011 0	0
P'	0000 0011	0

00 → Shift

01 → P + A and shift

10 → P + S and shift

11 → Shift

The Arithmetical-Logical Unit

ALU algorithms (XXV)

Multiplication: Booth's algorithms (V)

Action	Temporary Products	Q
A	1100 0000	0
S	0100 0000	0
P	0000 0110	0
P'	0000 001 1	0
P' + S	0100 0011	0
P''	0010 0001	1

00 → Shift
 01 → P + A and shift
10 → P + S and shift
 11 → Shift

The Arithmetical-Logical Unit

ALU algorithms (XXVI)

Multiplication: Booth's algorithms (VI)

Action	Temporary Products	Q
A	1100 0000	0
S	0100 0000	0
P	0000 0110	0
P'	0000 0011	0
P' + S	0100 0011	0
P''	0010 000 1	1
P'''	0001 0000	1

00 → Shift
 01 → P + A and shift
 10 → P + S and shift
11 → Shift

The Arithmetical-Logical Unit

ALU algorithms (XXVII)

Multiplication: Booth's algorithms (VII)

Action	Temporary Products	Q
A	1100 0000	0
S	0100 0000	0
P	0000 0110	0
P'	0000 0011	0
P' + S	0100 0011	0
P''	0010 0001	1
P'''	0001 000 0	1
P''' + A	1101 0000	1
P''''	1110 1000	0

00 → Shift

01 → P + A and shift

10 → P + S and shift

11 → Shift

The Arithmetical-Logical Unit

ALU algorithms (XXVIII)

Multiplication: Booth's algorithms (& VIII)

Action	Temporary Products	Q
A	1100 0000	0
S	0100 0000	0
P	0000 0110	0
P'	0000 0011	0
P' + S	0100 0011	0
P''	0010 0001	1
P'''	0001 0000	1
P''' + A	1101 0000	1
P''''	1110 1000	0
Result	1110 1000	0

00 → Shift
 01 → P + A and shift
 10 → P + S and shift
 11 → Shift

The Arithmetical-Logical Unit

ALU algorithms (XXIX)

Division:with Remainder restoration (I)



- **Division. Unsigned “With Remainder” Restoration Division Algorithm**
 - A = 0100011, B = 0011, Quotient = 1011, Remainder = 0010

$$\begin{array}{r}
 0\ 1\ 0\ 0\ 0\ 1\ 1 \quad | \ 0011 \\
 +1\ 1\ 0\ 1 \quad \downarrow \\
 \underline{1\ 0\ 0\ 0\ 1\ 0} \\
 +1\ 1\ 0\ 1 \quad \downarrow \\
 \underline{1\ 1\ 1\ 1} \\
 0\ 0\ 1\ 0\ 1 \quad \leftarrow \text{Restauración} \\
 +1\ 1\ 0\ 1 \quad \downarrow \\
 \underline{1\ 0\ 0\ 1\ 0\ 1} \\
 +1\ 1\ 0\ 1 \\
 \underline{1\ 0\ 0\ 1\ 0}
 \end{array}$$

The Arithmetical-Logical Unit

ALU algorithms (XXX)

Division:with Remainder restoration (II)



Images from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXI)

Division:with Remainder restoration (III)

- Division with remainder restoration (A / B)
- Only works with unsigned numbers
- An initial phase and three steps per bit of the Dividend
- Initiate **Divisor** = B (left half)
- Initiate **Remainder** = A
- Initiate **Quotient** = 0




Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXII)

Division:with Remainder restoration (IV)

- Division with remainder restoration (A / B)
- First step:
 $\text{Remainder} = \text{Remainder} - \text{Divisor}$




Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXIII)

Division:with Remainder restoration (V)

- Division with remainder restoration (A / B)
- Second steps:
 - 2a → If **Remainder** > 0 then **Quotient** must be shifted to the left by imputing a 1 on the right
 - 2b → If **Remainder** < 0 then Restore previous **Remainder** **Quotient** must be shifted to the left by imputing a 0 on the right




Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXIV)

Division:with Remainder restoration (VI)

- Division with remainder restoration (A / B)
- **Third step:**
Shift one position to the right the **Divisor**





Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXV)

Division:with Remainder restoration (VII)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1				
2				
3				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXVI)

Division:with Remainder restoration (VIII)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
2				
3				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXVII)

Division:with Remainder restoration (IX)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
	Neg \rightarrow Rest	0000	0100 0000	0000 1101
2				
3				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXVIII)

Division:with Remainder restoration (X)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
	Neg \rightarrow Rest	0000	0100 0000	0000 1101
	Shift Divisor	0000	0010 0000	0000 1101
2				
3				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XXXIX)

Division:with Remainder restoration (XI)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
	Neg \rightarrow Rest	0000	0100 0000	0000 1101
	Shift Divisor	0000	0010 0000	0000 1101
2	$R \leftarrow R - D$	0000	0010 0000	1110 1101
3				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XL)

Division:with Remainder restoration (XII)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
	Neg \rightarrow Rest Shift Divisor	0000	0010 0000	0000 1101
2	$R \leftarrow R - D$	0000	0010 0000	1110 1101
	Neg \rightarrow Rest	000 0	0010 0000	0000 1101
3				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XLI)

Division:with Remainder restoration (XIII)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
	Neg \rightarrow Rest Shift Divisor	0000	0010 0000	0000 1101
2	$R \leftarrow R - D$	0000	0010 0000	1110 1101
	Neg \rightarrow Rest Shift Divisor	0000	0001 0000	0000 1101
3				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XLII)

Division:with Remainder restoration (XIV)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
	Neg \rightarrow Rest Shift Divisor	0000	0010 0000	0000 1101
2	$R \leftarrow R - D$	0000	0010 0000	1110 1101
	Neg \rightarrow Rest Shift Divisor	0000	0001 0000	0000 1101
3	$R \leftarrow R - D$	0000	0001 0000	1111 1101


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XLIII)

Division:with Remainder restoration (XV)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
	Neg \rightarrow Rest Shift Divisor	0000	0010 0000	0000 1101
2	$R \leftarrow R - D$	0000	0010 0000	1110 1101
	Neg \rightarrow Rest Shift Divisor	0000	0001 0000	0000 1101
	$R \leftarrow R - D$	0000	0001 0000	1111 1101
3	Neg \rightarrow Rest	000 0	0001 0000	0000 1101


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XLIV)

Division:with Remainder restoration (XVI)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
1	$R \leftarrow R - D$	0000	0100 0000	1100 1101
	Neg \rightarrow Rest	0000	0100 0000	0000 1101
	Shift Divisor	0000	0010 0000	0000 1101
2	$R \leftarrow R - D$	0000	0010 0000	1110 1101
	Neg \rightarrow Rest	0000	0010 0000	0000 1101
	Shift Divisor	0000	0001 0000	0000 1101
3	$R \leftarrow R - D$	0000	0001 0000	1111 1101
	Neg \rightarrow Rest	0000	0001 0000	0000 1101
	Shift Divisor	0000	0000 1000	0000 1101

Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XLV)

Division:with Remainder restoration (XVII)

Get A / B if **A = 1101** y **B = 0100**




Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition


#	Step	Quotient	Divisor	Remainder
CONTINUATION				
4	$R \leftarrow R - D$	0000	0000 1000	0000 0101
5				

The Arithmetical-Logical Unit

ALU algorithms (XLVI)

Division:with Remainder restoration (XVIII)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
CONTINUATION				
4	$R \leftarrow R - D$	0000	0000 1000	0000 0101
	Pos \rightarrow Q=1	0001	0000 1000	0000 0101
5				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XLVII)

Division:with Remainder restoration (XIX)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
CONTINUATION				
4	$R \leftarrow R - D$	0000	0000 1000	0000 0101
	Pos \rightarrow Q=1	0001	0000 1000	0000 0101
	Shift Divisor	0001	0 000 0100	0000 0101
5				


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XLVIII)

Division:with Remainder restoration (XX)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
CONTINUATION				
4	$R \leftarrow R - D$	0000	0000 1000	0000 0101
	Pos \rightarrow Q=1	0001	0000 1000	0000 0101
	Shift Divisor	0001	0000 0100	0000 0101
5	$R \leftarrow R - D$	0001	0000 0100	0000 0001


Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (XLIX)

Division:with Remainder restoration (XXI)

Get A / B if **A = 1101** y **B = 0100**



#	Step	Quotient	Divisor	Remainder
CONTINUATION				
4	$R \leftarrow R - D$	0000	0000 1000	0000 0101
	$\text{Pos} \rightarrow Q=1$	0001	0000 1000	0000 0101
	Shift Divisor	0001	0000 0100	0000 0101
5	$R \leftarrow R - D$	0001	0000 0100	0000 0001
	$\text{Pos} \rightarrow Q=1$	001 1	0000 0100	0000 0001

Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (L)

Division:with Remainder restoration (&XXII)

Get A / B if **A = 1101** y **B = 0100**




Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

#	Step	Quotient	Divisor	Remainder
CONTINUATION				
4	$R \leftarrow R - D$	0000	0000 1000	0000 0101
	Pos \rightarrow Q=1	0001	0000 1000	0000 0101
	Shift Divisor	0001	0000 0100	0000 0101
5	$R \leftarrow R - D$	0001	0000 0100	0000 0001
	Pos \rightarrow Q=1	0011	0000 0100	0000 0001
	Shift Divisor	0011	0 000 0010	0000 0001

Result A / B:

- **Quotient: 0011 (3)**
- **Remainder: 0001 (1)**

The Arithmetical-Logical Unit

ALU algorithms (LI)

Floating Point Multiplication and Division

- **Floating point multiplication and division**
 - Use fixed point algorithms
 - Algorithms are applied to mantissas
 - Exponents are added (multiplication) or subtract (division)
 - Result of the operation must be normalized and rounded
 - It's possible to employ guard digits to improve the accuracy of the result

The Arithmetical-Logical Unit

ALU algorithms (LII)

Speeding up Multiplicacion and Division (I)

Speeding up Multiplications

- Faster multiplications are possible by essentially providing one 64-bit adder for each bit of the multiplier: one input is the multiplicand ANDed with a multiplier bit, and the other is the output of a prior adder.
- A straightforward approach would be to connect the outputs of adders on the right to the inputs of adders on the left, making a stack of adders 64 high. An alternative way to organize these 64 additions is in a parallel tree
- Rather than use a single 64-bit adder 63 times, this hardware “unrolls the loop” to use 63 adders and then organizes them to minimize delay




Image from David A. Patterson and John L. Hennessy.
Computer Organization and Design. RISC-V Edition

The Arithmetical-Logical Unit

ALU algorithms (and LIII)

Speeding up Multiplicacion and Division (and II)

Speeding up Division.

- We used many adders to speed up multiply, but we cannot do the same trick for divide. The reason is that we need to know the sign of the difference before we can perform the next step of the algorithm, whereas with multiply we could calculate the 64 partial products immediately
- The **SRT** division technique tries to predict several quotient bits per step. It relies on subsequent steps to correct wrong predictions. A typical value today is 4 bits.
- The key is guessing the value to subtract. With binary division, there is only a single choice. These algorithms use 6 bits from the remainder and 4 bits from the divisor to index a table that determines the guess for each step

The Arithmetical-Logical Unit

ALU and Von Neumann's Architecture (I)

The Flag Register.

- There are flip-flops related to the result of the arithmetic and logic operation performed in the computer. All of them are collected in one register called the Flags Register
- The aim of the flag register is to show some important characteristics of the operation results.
- Most frequent flags are:
 - Zero, Signed, Overflow and Carry
 - Parity, Auxiliar Carry, Trap, Interrupt Enable, ...
- Exception conditions. Some of them are based on the content of the flags register. E.g. overflow, parity error,...

The Arithmetical-Logical Unit

ALU and Von Neumann's Architecture (II)


Overflow conditions.

- An overflow happens when we have no room space to store the full result.
- The overflow condition depends on the representation system:
 - **Unsigned numbers (binary):** $Overflow = c_{n-1} \oplus \bar{S}/R$
 - **Sign-magnitude:** $Overflow = c_{n-1} \oplus \bar{S}/R$
 - **Complement to 1:** $Overflow = c_{n-1} \oplus c_{n-2}$
 - **Complement to 2:** $Overflow = c_{n-1} \oplus c_{n-2}$

The Arithmetical-Logical Unit

ALU circuits example (I)

- An Arithmetic/Logical Unit (ALU) combines a variety of mathematical and logical operations into a single unit as we have seen.
- For instance, a typical ALU might perform addition, subtraction, different shifts, magnitude comparison, AND, and OR operations.



$F_{2:0}$	Function
000	A AND B
001	A OR B
010	A + B
011	not used
100	A AND \bar{B}
101	A OR \bar{B}
110	A - B
111	SLT

Images from David A. Harris and Sarah Harris. Digital Design and Computer Architecture, RISC-V Edition

The Arithmetical-Logical Unit

ALU circuits example (II)

- The ALU contains an N-bit adder and N two-input AND and OR gates.
- The ALU also contains inverters and a multiplexer to invert input B when the F2 control signal is set.
- The 4 to 1 multiplexer chooses the desired function based on the F1:0 control signals
- SLT is done by computing $S = A - B$. If S is negative A is less than B.
- The zero extend unit produces an N-bit output by concatenating its 1-bit input with 0's in the most significant bits.





Image from David A. Harris and Sarah Harris. Digital Design and Computer Architecture, RISC-V Edition

The Arithmetical-Logical Unit

ALU circuits example (and III)

- ALUs produce extra outputs, called flags, that indicate information about the ALU output. For example, overflow, zero, carry ...



ALUControl _{1:0}	Function
00	Add
01	Subtract
10	AND
11	OR

Images from David A. Harris and Sarah Harris. Digital Design and Computer Architecture, RISC-V Edition

The Arithmetical-Logical Unit

References

- “Organización y Diseño de Computadores. Edición RISC-V”, David A. Patterson, John Hennessy. Morgan-Kaufman 2018. Capítulo 3.
- “Diseño digital y arquitectura informática, edición RISC-V, primera edición”, Sarah Harris y David Harris, Morgan Kaufmann 2021. Capítulo 5.
- .
- Estructura y diseño de computadoras. David A. Patterson y John L. Hennessy. Reverté, 2000. Capítulo 4
- “Organización y Arquitectura de Computadores”. William Stallings. Diapositivas de la octava edición. 2010. Capítulo 8