Lesson 1. The Arithmetical-Logical Unit

Computer Structure and Organization



Degree in Computer Sciences

Degree in Computers Engneering

Double Degree in Computer Science
Engineering and Business

Administration and Management

Computers Structure and Organization:

Degree in Computer Sciences /

Degree in Computer Engineering

Double Degree in Computer Science

Engineering and Business Administration

and Management

Lesson 2: Slide: 2 / 59

The Arithmetical-Logical Unit

Contents

- ALU multiplication algorithms:
 - Addition-displacement algorithm (unsigned multiplication)
 - Booth's algorithm (multiplication in Complement to 2)
- ALU division algorithms (unsigned division):
 - Division with restoration of the rest.
- Multiplication and division of floating point numbers.
- Acceleration of multiplication and division operations.
- Example of ALU circuits.
- References.




Lesson 2: Slide: 3 / 59

The Arithmetical-Logical Unit

ALU algorithms (I) Mutiplication: ADD-SHIFT (I)

- Multiplication. Add-Shift algorithm (A x B)
- Only works with unsigned numbers
- An initial phase and two steps (add and shift) per bit of the Multiplier
- Initiate $P_0 = B$
- Initiate $P_1 = 0$
- Initiate **SR** = 0





Lesson 2: Slide: 4 / 59

The Arithmetical-Logical Unit


ALU algorithms (II) Mutiplication: ADD-SHIFT (II)

- Multiplication. Add-Shift algorithm (A x B)
- First step:

1.- IF LSB of $P_0 = 1$ Then ADD P_1 , Multiplicand Else ADD P_1 , 0

2.- Store the result in the upper bits of the **Shift Register**

3.- Copy P_0 in the lower bits of the **Shift Register**






Lesson 2: Slide: 5 / 59

The Arithmetical-Logical Unit

ALU algorithms (III) Mutiplication: ADD-SHIFT (III)

- Multiplication. Add-Shift algorithm (A x B)
- Second step:
 - 1.- Shift once to the left the **Shift Register** by using previous carry output
 - 2.- Store in P₁ the upper bits of the **Shift Register**
 - 3.- Store in P₀ the lower bits of the **Shift Register**






Lesson 2: Slide: 6 / 59

The Arithmetical-Logical Unit

ALU algorithms (IV) Mutiplication: ADD-SHIFT (IV)

Get A x B if A = 1100 y B = 1010




Shift	ı		Operation
register	P ₁	P ₀	



The Arithmetical-Logical Unit

ALU algorithms (V) Mutiplication: ADD-SHIFT (V)

• Get A x B if A = 1100 y B = 1010



Shift	Р		Operation
register	P ₁	P_0	
0000 0000	0000	1010	Initial State

• Initial state:

Shift Register = 0000 0000

$$P_1 = 0$$

$$P_0 = B = 1010$$




Lesson 2: Slide: 8 / 59

The Arithmetical-Logical Unit

ALU algorithms (VI) Mutiplication: ADD-SHIFT (VI)

Get A x B if A = 1100 y B = 1010



Shift	Р		Operation
register	P ₁	P ₀	
0000 0000	0000	1010	Initial State
0000 1010	6677	6677	Add 1

• Step 1, add 1:

LSB
$$(P_0) = 0 \Rightarrow \text{upper (SR)} = P_1 + 0$$

Carry Output = 0

 $P_0 \rightarrow Lower (SR)$




Lesson 2: Slide: 9 / 59

The Arithmetical-Logical Unit

ALU algorithms (VII) Mutiplication: ADD-SHIFT (VII)

Get A x B if A = 1100 y B = 1010



Shift	Р		Operation
register	P ₁	P ₀	
0000 0000	0000	1010	Initial State
0000 1010	6677	6699	Add 1
0000 0101	0000	0101	Shift 1

• Step 2, shift 1:

Shift SR, 1 using carry output (0)

Upper (SR) \rightarrow P₁

Lower (SR) \rightarrow P₀




Lesson 2: Slide: 10 / 59

The Arithmetical-Logical Unit

ALU algorithms (VIII) Mutiplication: ADD-SHIFT (VIII)

Get A x B if A = 1100 y B = 1010



Shift	Р		Operation
register	P ₁	P_0	
0000 0000	0000	1010	Initial State
0000 1010	6677	6677	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	6699	6677	Add 2

• Step 1, add 2:

LSB
$$(P_0) = 1 \rightarrow \text{upper (SR)} = P_1 + A$$

Carry Output = 0

 $P_0 \rightarrow Lower (SR)$




Lesson 2: Slide: 11 / 59

The Arithmetical-Logical Unit

ALU algorithms (IX) Mutiplication: ADD-SHIFT (IX)

Get A x B if A = 1100 y B = 1010



Shift	Р		Operation
register	P ₁	P ₀	
0000 0000	0000	1010	Initial State
0000 1010	6677	6677	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	64,93	6633	Add 2
0110 0010	0110	0010	Shift 2

• Step 2, shift 2:

Shift SR, 1 using carry output (0)

Upper (SR) \rightarrow P₁

Lower (SR) \rightarrow P₀




Lesson 2: Slide: 12 / 59

The Arithmetical-Logical Unit

ALU algorithms (X) Mutiplication: ADD-SHIFT (X)

• Get A x B if A = 1100 y B = 1010



Shift	Р		Operation
register	P ₁	P ₀	
0000 0000	0000	1010	Initial State
0000 1010	6677	6677	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	6677	6699	Add 2
0110 0010	0110	0010	Shift 2
0110 0010	6677	4677	Add 3

• Step 1, add 3:

LSB (
$$P_0$$
) = 0 \rightarrow upper (SR) = P_1 + 0

Carry Output = 0

 $P_0 \rightarrow Lower (SR)$




Lesson 2: Slide: 13 / 59

The Arithmetical-Logical Unit

ALU algorithms (XI) Mutiplication: ADD-SHIFT (XI)

• Get A x B if A = 1100 y B = 1010



Step 2, shift 3:
Shift SR, 1 using carry output (0)
Upper (SR) \rightarrow P ₁
Lower (SR) \rightarrow P _o

Shift	Р		Operation
register	P ₁	P ₀	
0000 0000	0000	1010	Initial State
0000 1010	6677	6677	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	6677	6677	Add 2
0110 0010	0110	0010	Shift 2
0110 0010	6677	6677	Add 3
0011 0001	0011	0001	Shift 3




Lesson 2: Slide: 14 / 59

The Arithmetical-Logical Unit

ALU algorithms (XII) Mutiplication: ADD-SHIFT (XII)

Get A x B if A = 1100 y B = 1010



Shift	Р		Operation
register	P ₁	P_0	
0000 0000	0000	1010	Initial State
0000 1010	4499	6699	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	6633	6677	Add 2
0110 0010	0110	0010	Shift 2
0110 0010	4477	6677	Add 3
0011 0001	0011	0001	Shift 3
1111 0001			Add 4

• Step 1, add 4:

LSB (
$$P_0$$
) = 1 \rightarrow upper (SR) = P_1 + A

Carry Output = 0

 $P_0 \rightarrow Lower (SR)$




Lesson 2: Slide: 15 / 59

The Arithmetical-Logical Unit

ALU algorithms (XIII) Mutiplication: ADD-SHIFT (XIII)

• Get A x B if A = 1100 y B = 1010



Step 2, shift 4 and finish:
 Shift SR, 1 using carry output (0)
 Upper (SR) → P₁
 Lower (SR) → P₀

Shift	Р		Operation
register	P ₁	P ₀	
0000 0000	0000	1010	Initial State
0000 1010	6677	6699	Add 1
0000 0101	0000	0101	Shift 1
1100 0101	6677	""	Add 2
0110 0010	0110	0010	Shift 2
0110 0010	6633	""	Add 3
0011 0001	0011	0001	Shift 3
1111 0001			Add 4
0111 1000	0111	1000	Shift 4



Lesson 2: Slide: 16 / 59

The Arithmetical-Logical Unit

ALU algorithms (XIV) Mutiplication: ADD-SHIFT (XIV)

 Original Add-Shift algorithm only works with unsigned numbers.



Lesson 2: Slide: 17 / 59

The Arithmetical-Logical Unit

ALU algorithms (XV) Mutiplication: ADD-SHIFT (XV)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?



Lesson 2: Slide: 18 / 59

The Arithmetical-Logical Unit

ALU algorithms (XVI) Mutiplication: ADD-SHIFT (XVI)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- Complement 2 and complement 1 adjusts for the algorithm



Lesson 2: Slide: 19 / 59

The Arithmetical-Logical Unit

ALU algorithms (XVII) Mutiplication: ADD-SHIFT (XVII)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- Complement 2 and complement 1 adjusts for the algorithm
 - Complement 2: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor



Lesson 2: Slide: 20 / 59

The Arithmetical-Logical Unit

ALU algorithms (XVIII) Mutiplication: ADD-SHIFT (XVIII)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- Complement 2 and complement 1 adjusts for the algorithm
 - Complement 1: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor



Lesson 2: Slide: 21 / 59

The Arithmetical-Logical Unit

ALU algorithms (XIX) Mutiplication: ADD-SHIFT (XIX)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- Complement 2 and complement 1 adjusts for the algorithm
 - Complement 1: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor. In addition, P₁ must be initiated to A instead of 0



Lesson 2: Slide: 22 / 59

The Arithmetical-Logical Unit

ALU algorithms (XX) Mutiplication: ADD-SHIFT (and XX)

- Original Add-Shift algorithm only works with unsigned numbers.
- What can we do to multiply signed numbers?
- Complement 2 and complement 1 adjusts for the algorithm
 - Complement 2: if B is a negative number, Subtract A when last 1 bit arrives to multiplexor
 - Complement 1:if B is a negative number, Subtract A when last 1 bit arrives to multiplexor. In addition, P₁ must be initiated to A instead of 0



Lesson 2: Slide: 23 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXI) <u>Mutiplication: Booth's algorithms (I)</u>

- Multiplication. Booth Algorithm (C2 and usnsigned numbers)
 - Searches for bit strings of 1's and 0's because the operand is shifted in these cases only.
 - We need define 3 numbers: A, S and P where:
 - A is the multiplicand concatenated at its right side with a number of zeros equal to its length in bits
 - S is the complement to 2 of the multiplicand concatenated at its right side with a number of zeros equal to its length in bits
 - P is the multiplier concatenated at its left side with a number of zeros equal to its length in bits
 - We need to add a column, denotated as Q, at the right side, with and initial value of 0



Lesson 2: Slide: 24 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXII) Mutiplication: Booth's algorithms (II)

- We must compare the LSB of P and the Q bit. Depending of the combination we must do the following actions:
 - 00 \rightarrow Shift
 - 01 \rightarrow P + A and shift
 - 10 \rightarrow P + S and shift
 - 11 → Shift
- The number of steps of this algorithm is the same as the number of bits of the multiplier



The Arithmetical-Logical Unit

ALU algorithms (XXIII) <u>Mutiplication: Booth's algorithms (</u>III)

- Let's be A = 1100 and B = 0110. Both number are represented in complement to 2.
- $A = 1100_2 = -4_{10}$ and $B = 0110_2 = 6_{10}$, so $A \times B = -4_{10} \times 6_{10} = -24_{10}$
- $-A = C2(A) = 0100_2 = 4_{10}$
- First step is to prepare A, S, P and Q.

Action	Temporary Products	Q
Α	1100 0000	0
S	0100 0000	0
Р	0000 0110	0



Lesson 2: Slide: 26 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXIV) Mutiplication: Booth's algorithms (IV)

Action	Temporary Products	Q
Α	1100 0000	0
S	0100 0000	0
Р	0000 0110	0
P'	0000 0011	0

00 → Shift 01 → P + A and shift 10 → P + S and shift 11 → Shift



Lesson 2: Slide: 27 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXV) <u>Mutiplication: Booth's algorithms (</u>V)

Action	Temporary Products	Q
Α	1100 0000	0
S	0100 0000	0
Р	0000 0110	0
P'	0000 0011	0
P' + S	0100 0011	0
P"	0010 0001	1



Lesson 2: Slide: 28 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXVI) <u>Mutiplication: Booth's algorithms (VI)</u>

Action	Temporary Products	Q
Α	1100 0000	0
S	0100 0000	0
Р	0000 0110	0
P'	0000 0011	0
P' + S	0100 0011	0
P"	0010 000 <mark>1</mark>	1
P""	0001 0000	1

$$00 \rightarrow Shift$$

 $01 \rightarrow P + A \text{ and shift}$
 $10 \rightarrow P + S \text{ and shift}$
11 $\rightarrow Shift$



Lesson 2: Slide: 29 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXVII) Mutiplication: Booth's algorithms (VII)

Action	Temporary Products	Q
Α	1100 0000	0
S	0100 0000	0
Р	0000 0110	0
Ρ'	0000 0011	0
P' + S	0100 0011	0
P"	0010 0001	1
P""	0001 000	1
P"" + A	1101 0000	1
P""	1110 1000	0

00 → Shift 01 → P + A and shift 10 → P + S and shift 11 → Shift



The Arithmetical-Logical Unit

ALU algorithms (XXVIII) <u>Mutiplication: Booth's algorithms (& VIII)</u>

Action	Temporary Products	Q	
Α	1100 0000	0	
S	0100 0000	0	
Р	0000 0110	0	
P'	0000 0011	0	
P' + S	0100 0011	0	
P"	0010 0001	1	
P""	0001 0000	1	00 → Shift
P"" + A	1101 0000	1	01 → P + A and shift 10 → P + S and shift 11 → Shift
P""	1110 1000	0	
Result	1110 1000	0	



Lesson 2: Slide: 31 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXIX) <u>Division:with Remainder restoration (I)</u>


Division. Unsigned "With Remainder" Restoration Division Algorithm




Lesson 2: Slide: 32 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXX) <u>Division:with Remainder restoration (II)</u>





Images from David A. Patterson and John L. Hennessy. Computer Organization and Design. RISC-V Edition



Lesson 2: Slide: 33 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXXI) <u>Division:with Remainder restoration (III)</u>

- Division with remainder restoration (A / B)
- Only works with unsigned numbers
- An initial phase and three steps per bit of the Dividend
- Initiate Divisor = B (left half)
- Initiate Remainder = A
- Initiate Quotient = 0




Image from David A. Patterson and John L. Hennessy. Computer Organization and Design. RISC-V Edition




Lesson 2: Slide: 34 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXXII) <u>Division:with Remainder restoration (IV)</u>

- Division with remainder restoration (A / B)
- First step:Remainder = Remainder Divisor





Lesson 2: Slide: 35 / 59


The Arithmetical-Logical Unit

ALU algorithms (XXXIII) <u>Division:with Remainder restoration (V)</u>

- Division with remainder restoration (A / B)
- Second steps:

2a → If Remainder > 0 then Quotient must be shifted to the left by imputing a 1 on the right

2b → If Remainder < 0 then
Restore previous Remainder
Quotient must be shifted to the
left by imputing a 0 on the right





Lesson 2: Slide: 36 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXXIV) <u>Division:with Remainder restoration (VI)</u>

- Division with remainder restoration (A / B)
- Third step:
 Shift one position to the right the Divisor





Image from David A. Patterson and John L. Hennessy. Computer Organization and Design. RISC-V Edition



Lesson 2: Slide: 37 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXXV) <u>Division:with Remainder restoration (VII)</u>






Lesson 2: Slide: 38 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXXVI) <u>Division:with Remainder restoration (V</u>III)








Lesson 2: Slide: 39 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXXVII) <u>Division:with Remainder restoration (IX)</u>








Lesson 2: Slide: 40 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXXVIII) Division:with Remainder restoration (X)








Lesson 2: Slide: 41 / 59

The Arithmetical-Logical Unit

ALU algorithms (XXXIX) Division: with Remainder restoration (XI)






#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
	$R \leftarrow R - D$	0000	0100 0000	1100 1101
1	Neg → Rest	0000	0100 0000	0000 1101
	Shift Divisor	0000	0010 0000	0000 1101
	$R \leftarrow R - D$	0000	0010 0000	1110 1101
2				
3				



Lesson 2: Slide: 42 / 59

The Arithmetical-Logical Unit

ALU algorithms (XL) <u>Division:with Remainder restoration (XII)</u>








Lesson 2: Slide: 43 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLI) <u>Division:with Remainder restoration (XIII)</u>








Lesson 2: Slide: 44 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLII) <u>Division:with Remainder restoration (XIV)</u>








Lesson 2: Slide: 45 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLIII) <u>Division:with Remainder restoration (XV)</u>








Lesson 2: Slide: 46 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLIV) <u>Division:with Remainder restoration (XVI)</u>





#	Step	Quotient	Divisor	Remainder
0	Initial value	0000	0100 0000	0000 1101
	$R \leftarrow R - D$	0000	0100 0000	1100 1101
1	Neg → Rest	0000	0100 0000	0000 1101
	Shift Divisor	0000	0010 0000	0000 1101
	$R \leftarrow R - D$	0000	0010 0000	1110 1101
2	Neg → Rest	0000	0010 0000	0000 1101
	Shift Divisor	0000	0001 0000	0000 1101
	$R \leftarrow R - D$	0000	0001 0000	1111 1101
3	Neg → Rest	0000	0001 0000	0000 1101
	Shift Divisor	0000	0 000 1000	0000 1101



Lesson 2: Slide: 47 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLV) <u>Division:with Remainder restoration (XVII)</u>




Image from David A. Patterson and John L. Hennessy. Computer Organization and Design. RISC-V Edition


Yes: 65 repetitions



Lesson 2: Slide: 48 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLVI) <u>Division:with Remainder restoration (XVIII)</u>








Lesson 2: Slide: 49 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLVII) <u>Division:with Remainder restoration (XIX)</u>




#	Step	Quotient	Divisor	Remainder
		CONTI	NOITAUN	
	$R \leftarrow R - D$	0000	0000 1000	0000 0101
4	Pos → Q=1	0001	0000 1000	0000 0101
	Shift Divisor	0001	0 000 0100	0000 0101
5				



Lesson 2: Slide: 50 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLVIII) <u>Division:with Remainder restoration (XX)</u>




#	Step	Quotient	Divisor	Remainder
	CONTINUATION			
	$R \leftarrow R - D$	0000	0000 1000	0000 0101
4	Pos \rightarrow Q=1	0001	0000 1000	0000 0101
	Shift Divisor	0001	0000 0100	0000 0101
	$R \leftarrow R - D$	0001	0000 0100	0000 0001
5				



Lesson 2: Slide: 51 / 59

The Arithmetical-Logical Unit

ALU algorithms (XLIX) <u>Division:with Remainder restoration (XXI)</u>



#	Step	Quotient	Divisor	Remainder
	CONTINUATION			
	$R \leftarrow R - D$	0000	0000 1000	0000 0101
4	Pos \rightarrow Q=1	0001	0000 1000	0000 0101
	Shift Divisor	0001	0000 0100	0000 0101
	R ← R - D	0001	0000 0100	0000 0001
5	Pos → Q=1	001 <mark>1</mark>	0000 0100	0000 0001



Lesson 2: Slide: 52 / 59

The Arithmetical-Logical Unit

ALU algorithms (L) <u>Division:with Remainder restoration (&XXII)</u>




Image from David A. Patterson and John L. Hennessy. Computer Organization and Design. RISC-V Edition

65th repetition

No: < 65 repetitions

Yes: 65 repetitions

#	Step	Quotient	Divisor	Remainder
		CONTI	NOITAUN	
	$R \leftarrow R - D$	0000	0000 1000	0000 0101
4	Pos \rightarrow Q=1	0001	0000 1000	0000 0101
	Shift Divisor	0001	0000 0100	0000 0101
	$R \leftarrow R - D$	0001	0000 0100	0000 0001
5	Pos \rightarrow Q=1	0011	0000 0100	0000 0001
	Shift Divisor	0011	0 000 0010	0000 0001

Result A / B:

Quotient: 0011 (3)

Remainder: 0001 (1)



Lesson 2: Slide: 53 / 59

The Arithmetical-Logical Unit

ALU algorithms (LI) Floating Point Multiplicacion and Division

- Floating point multiplication and division
 - Use fixed point algorithms
 - Algorithms are applied to mantisass
 - Exponent are added (multiplication) or subtract (division)
 - Result of the operation must be normalized and rounded
 - It's possible to employ guard digits to improve the accurate of the result




Lesson 2: Slide: 54 / 59

The Arithmetical-Logical Unit

ALU algorithms (LII) Speeding up Multiplicacion and Division (I)

Speeding up Multiplications

- Faster multiplications are possible by essentially providing one 64bit adder for each bit of the multiplier: one input is the multiplicand ANDed with a multiplier bit, and the other is the output of a prior adder.
- A straightforward approach would be to connect the outputs of adders on the right to the inputs of adders on the left, making a stack of adders 64 high. An alternative way to organize these 64 additions is in a parallel tree
- Rather than use a single 64-bit adder 63 times, this hardware "unrolls the loop" to use 63 adders and then organizes them to minimize delay





Lesson 2: Slide: 55 / 59

The Arithmetical-Logical Unit

ALU algorithms (and LIII) Speeding up Multiplicacion and Division (and II)

Speeding up Division.

- We used many adders to speed up multiply, but we cannot do the same trick for divide. The reason is that we need to know the sign of the difference before we can perform the next step of the algorithm, whereas with multiply we could calculate the 64 partial products immediately
- The SRT division technique tries to predict several quotient bits per step. It relies on subsequent steps to correct wrong predictions. A typical value today is 4 bits.
- The key is guessing the value to subtract. With binary division, there is only a single choice. These algorithms use 6 bits from the remainder and 4 bits from the divisor to index a table that determines the guess for each step



Lesson 2: Slide: 56 / 59

The Arithmetical-Logical Unit

ALU and Von Neumann's Architecure (I) The Flag Register.

- There are flip-flops related to the result of the arithmetic and logic operation performed in the computer. All of them are collected in one register called the Flags Register
- The aim of the flag register is to show some important characteristics of the operation results.
- Most frequent flags are:
 - Zero, Signed, Overflow and Carry
 - Parity, Auxiliar Carry, Trap, Interrupt Enable, ...
- Exception conditions. Some of them are based on the content of the flags register. E.g. overflow, parity error,...



Lesson 2: Slide: 57 / 59

The Arithmetical-Logical Unit


ALU and Von Neumann's Architecure (II) Overflow conditions.

- An overflow happens when we have no room space to store the full result.
- The overflow condition depends on the representation system:
 - Unsigned numbers (binary): $Overflow_{j} = c_{n-1} \oplus \bar{S}/R$
 - Sign-magnitude: $Overflow = c_{n-1} \oplus \bar{S}/R$
 - Complement to 1: $Overflow = c_{n-1} \oplus c_{n-2}$
 - Complement to 2: $Overflow = c_{n-1} \oplus c_{n-2}$



ALU circuits example (I)

- An Arithmetic/Logical Unit (ALU) combines a variety of mathematical and logical operations into a single unit as we have seen.
- For instance, a typical ALU might perform addition, subtraction, different shifts, magnitude comparison, AND, and OR operations.



$F_{2:0}$	Function
000	A AND B
001	A OR B
010	A + B
011	not used
100	A AND \overline{B}
101	A OR \overline{B}
110	A - B
111	SLT

Images from David A. Harris and Sarah Harris. Digital Design and Computer Architecture, RISC-V Edition



Lesson 2: Slide: 59 / 59

The Arithmetical-Logical Unit

ALU circuits example (II)

- The ALU contains an N-bit adder and N two-input AND and OR gates.
- The ALU also contains inverters and a multiplexer to invert input B when the F2 control signal is set.
- The 4 to 1 multiplexer chooses the desired function based on the F1:0 control signals
- SLT is done by computing S = A − B. If S is negative A is less than B.
- The zero extend unit produces an N-bit output by concatenating its 1-bit input with 0's in the most significant bits.




Image from David A. Harris and Sarah Harris. Digital Design and Computer Architecture, RISC-V Edition




Lesson 2: Slide: 60 / 59

The Arithmetical-Logical Unit

ALU circuits example (and III)

 ALUs produce extra outputs, called flags, that indicate information about the ALU output. For example, overflow, zero, carry ...



ALUControl _{1:0}	Function
00	Add
01	Subtract
10	AND
11	OR

Images from David A. Harris and Sarah Harris. Digital Design and Computer Architecture, RISC-V Edition



Lesson 2: Slide: 61 / 59

The Arithmetical-Logical Unit

References

- "Organización y Diseño de Computadores. Edición RISC-V", David A. Patterson, John Hennessy. Morgan-Kaufman 2018. Capítulo 3.
- "Diseño digital y arquitectura informática, edición RISC-V, primera edición", Sarah Harris y David Harris, Morgan Kaufmann 2021. Capítulo 5.
- Estructura y diseño de computadoras. David A. Patterson y John L. Hennessy. Reverté, 2000. Capítulo 4
- "Organización y Arquitectura de Computadores". William Stallings. Diapositivas de la octava edición. 2010. Capítulo 8

