深圳市金逸晨电子有限公司

LCD MODULE

MODULE NO. :

GMT130

Customer:

Approved By(核准):

深圳市金逸晨电子有限公司

Approved By(核准): Checked By(审核): Prepared By(编写):


<u>GMT130</u> Version: V1.0

RECORDS OF REVISION (修订记录)

Part Number (产品型号)	Revision (版本)	Revision Content (修订内容)	Revised on (修订日期)
GMT130	V1.0	第一次发行	2020-01-15


<u>GMT130</u> Version: V1.0

	CONTENTS	
1.	外形图	4
2.	功能&特性	4
3.	机械规格	4
4.	原理图	5
5.	引脚说明	 5
6.	电气特性	6
	6.1 DC电气特性	6
	6.2 AC电气特性	7
7.	指令表	8~10



GMT130 Version: V1.0 5

4 原理图:



注意: 电路及元件值仅作参考

5. 引脚说明:

Pin no.	Symbol	Function
1	GND	电源负极
2	VCC	电源正极
3	SCL	时钟
4	SDA	数据
5	RES	复位
6	DC	命令/数据
7	BLK	背光控制开关,默认拉高背光打开

GMT130 Version: V_{1.0} 6

6. 电气特性

6-1 DC 电气特性

6-1.1: Absolute Maximum Ratings (绝对最大额定值)


Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage (I/O)	VDD	-0.3	4.6	V	
Analog Supply Voltage	VDDIO	-0.3	4.6	V	
Logic Input Voltage	VIN	-0.3	VDD+0.3	V	
Operation Temperature	Тор	-20	70	${\mathbb C}$	
Storage Temperature	Tst	-30	80	${\mathbb C}$	

6-1.2: Operating Conditions (操作条件)

Parameter	Symbol	Min	TYP	MAX	Unit	Notes
Voltage for LED backlight	VLED	2.8	-	3.0	V	
System Voltage	VDD	2.4	2.8	3.3	V	
Interface Operation Voltage	VDDIO	1.65	1.8	3.3	V	
Gate Driver High Voltage	VGH	12.2	-	14.97	V	
Gate <i>Driver Low</i> Voltage	VGL	-12.5	- ,	-7.16	V	
Operating Current for V _{DD}	${ m I}_{ m DD}$	-	8	10	mA	
Current for LED backlight	ILED	30	-	40	mA	2 LED
Brightness	L _{br}	200	250	-	cd/m ²	
Sleep_In Mode VDD	I _{dd}	-	15	30	uA	
Sleep_In Mode VDDIO	I _{ddio}	<u>-</u>	5	10	uA	

1 Test condition is:

- a:Center point on active area
- b:Best Contrast
- 2 Uniform measure condition:
 - a:Measure 9 point, Measure location is show below:
 - b:Uniform=(Min brightness/Max.brightness)x100%
 - c:Best Contrast.



GMT130 Version: V1.0

6-2 AC电气特性

6-2.1、 Serial Interface Timing Characteristics: (4-wire SPI)




Figure 5 4-line serial Interface Timing Characteristics

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25 $^{\circ}$ C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description		
	T _{CSS}	Chip select setup time (write)	15		ns			
CSX	T _{CSH}	Chip select hold time (write)	15		ns			
	T _{CSS}	Chip select setup time (read)	60		ns			
	Tscc	Chip select hold time (read)	65		ns			
	Тснw	Chip select "H" pulse width	40		ns			
	T _{SCYCW}	Serial clock cycle (Write)	16		ns	-write command & data		
	T_SHW	SCL "H" pulse width (Write)	7		ns	ram		
7001	T _{SLW}	SCL "L" pulse width (Write)	7		ns	Talli		
SCL	TSCYCR	Serial clock cycle (Read)	150		ns	-read command & data		
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	ram		
1	T_{SLR}	SCL "L" pulse width (Read)	60		ns	Taili		
D/CX	T _{DCS}	D/CX setup time	10		ns			
D/CX	T _{DCH}	D/CX hold time	10		ns			
SDA	T _{SDS}	Data setup time	7		ns			
(DIN)	T _{SDH}	Data hold time	7		ns			
DOUT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF		
DOOT	Тон	Output disable time	15	50	ns	For minimum CL=8pF		

Table 6 4-line serial Interface Characteristics

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Version: V1.0 <u>GMT130</u>

7. 指令表 COMMAND TABLE System Function Command List (1)

NOP 0 ↑ 1 - 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	operation vare reset display ID nmy read
SWRESET 0 ↑ 1 - 0 0 0 0 0 0 0 1 (01h) Software 0 ↑ 1 - 0 0 0 0 0 1 0 0 (04h) Read 1 1 ↑ - - - - - - - - - Durn RDDID 1 1 ↑ - ID17 ID16 ID15 ID14 ID13 ID12 ID11 ID10 ID 1 1 ↑ - ID27 ID26 ID25 ID24 ID23 ID22 ID21 ID20 ID	ware reset display ID
0	display ID
1	nmy read
RDDID 1 1 ↑ - ID17 ID16 ID15 ID14 ID13 ID12 ID11 ID10 ID 1 1 ↑ - ID27 ID26 ID25 ID24 ID23 ID22 ID21 ID20 ID	-
1 1 ↑ - ID27 ID26 ID25 ID24 ID23 ID22 ID21 ID20 ID	1 read
1 1 ↑ - ID37 ID36 ID35 ID34 ID33 ID32 ID31 ID30 ID	2 read
	3 read
	ıd display
	status
1 1 1 Dum	nmy read
RDDST 1 1 1 - BSTON MY MX MV ML RGB MH ST24	-
1 1 ↑ - ST23 IFPF2 IFPF1 IFPF0 IDMON PTLON SLOUT NORON	-
1 1 1 - ST15 ST14 INVON ST12 ST11 DISON TEON GCS2	-
1 1 1 - GCS1 GCS0 TEM ST4 ST3 ST2 ST1 ST0	-
	d display
	oower
RDDPM 1 1 1 ↑ Dum	nmy read
1 1 ↑ - BSTON IDMON PTLON SLPOUT NORON DISON 0 0	
	d display
	nmy read
MADCTL 1 1 1 - MY MX MV ML RGB MH 0 0	-
	ıd display
RDD 0 1 1 - 0 0 0 0 1 1 0 0 (0Ch)	pixel
COLMOD 1 1 1 ↑ Dum	nmy read
1 1 ↑ - 0 D6 D5 D4 0 D2 D1 D0	-
	d display
	mage
RDDIM 1 1 ↑ Dum	nmy read
1 1 ↑ - VSSON 0 INVON 0 0 GC2 GC1 GC0	-
	d display
RDDSM 0 ↑ 1 - 0 0 0 0 1 1 1 0 (0Eh) s	signal
1 1 ↑ Dum	nmy read

GMT130 Version: V1.0

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
	1	1	1	-	TEON	TEM	0	0	0	0	0	0		-
RDDSDR	0	↑	1	-	0	0	0	0	1	1	1	1	(0Fh)	Read display self-diagnostic result
	1	1	1	-	-	-	-	-	-	-	1	-		Dummy read
	1	1	1	-	D7	D6	0	0	0	0	0	0	1 -	-
SLPIN	0	1	1	-	0	0	0	1	0	0	0	0	(10h)	Sleep in
SLPOUT	0	1	1	-	0	0	0	1	0	0	0		(11h)	Sleep out
PTLON	0	1	1	-	0	0	0	1	0	0	1	0	(12h)	Partial mode on
NORON	0	1	1	1	0	0	0	1	0	0		1	(13h)	Partial off (Normal)
INVOFF	0		1	-	0	0	1	0	0	0	0	0	(20h)	Display inversion off
INVON	0	1	1	-	0	0		0	0	0	0	1	(21h)	Display inversion on
GAMSET	0	1	1	-	0	0	T T	0	0	0	0	1	(26h)	Display inversion
GAINISET	1	1	1	-	0	0	0	0	GC3	GC2	GC1	GC0		on
DISPOFF	0	↑	1		0	0	1	0	1	0	0	0	(28h)	Display off
DISPON	0	↑	1	-	0	0	1	0	1	0	0	1	(29h)	Display on
	0	1	1		0	0	1	0	1	0	1	0	(2Ah)	Column address
CASET	1	1	1	-/	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8		X address start:
CASET	1	1	1		XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0		0≦XS≦X
	1	1	1		XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8		X address start:
. X	1	↑	1		XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0		S≦XE≦X
7	0	1	1	-	0	0	1	0	1	0	1	1	(2Bh)	Row address set
T	1	1	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8		Y address start:
RASET	1	1	1		YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0		0≦YS≦Y
	1	1	1		YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8		Y address start:
	1	1	1		YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		S≦YE≦Y
	0	1	1	-	0	0	1	0	1	1	0	0	(2Ch)	Memory write
	1	1	1	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		
RAMWR	1	1	1	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		Write data
	1	1	1	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
RAMRD	0	†	1		0	0	1	0	1	1	1	0	(2Eh)	Memory read

GMT130 Version: V 1.0 10

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function	
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read	
	1	1	1	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]			
	1	1	1	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		Read data	
	1	1	·	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]			
			·									4		Partial sart/end	
	0	1	1	-	0	0	1	1	0	0	0	0	(30h)	address set	
	1	1	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8		Partial start	
											$\sqrt{}$	21	4	address: (0,	
PTLAR	1	1	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0		1,2,P)	
	1	1	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8		Partial end	
									N	K				address (0, 1,2,	
	1	1	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		3, , P)	
					0								(001.)	Vertical scrolling	
	0	1	1	-	0	0	1		0	0	1	1	(33h)	definition	
	1	1	1	-	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8			
VOORREE	1	1	1	-	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0			
VSCRDEF	1	1	1	-	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8			
	1	1	1	-	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0			
	1	1	1	_	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8			
	1	1	1		BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0			
TEOFE	0		1	1	Xi		0	4	4	0	4	0		(0.45)	Tearing effect
TEOFF	0	1	1/		0	0	1	1	0	1	0	0	(34h)	line off	
TEON <	0	X	1		0	0	1	1	0	1	0	4	(25h)	Tearing effect	
TEON	U	1		-	U	0	-	l	0	•	O	1	(35h)	line on	
	1	1	1	-		ı	ı	-	i	-	ı	TEM			
	0	1	1	-	0	0	1	1	0	1	1	0	(36h)	Memory data	
MADCTL	, 0	ı	,		0	· ·	'	'	· ·	'	'	Ů	(3011)	access control	
	1	1	1	-	MY	MX	MV	ML	RGB	0	0	0		-	
	0	1	1	-	0	0	1	1	0	1	1	1	(37h)	Vertical scrolling	
VSCRSADD	0	ı	'	-	0	0	'	'	U	'	'	'	(3711)	start address	
VOCKGADD	1	1	1	-	VSP15	VSP14	VSP13	VSP12	VSP11	VSP10	VSP9	VSP8			
	1	1	1	-	VSP7	VSP6	VSP5	VSP4	VSP3	VSP2	VSP1	VSP0			
IDMOFF	0	1	1	-	0	0	1	1	1	0	0	0	(38h)	Idle mode off	
IDMON	0	1	1	-	0	0	1	1	1	0	0	1	(39h)	Idle mode on	

System Function Command Table 2

及更详细具全的指令说明可参阅芯片ST7789VW规格书。