深 圳 市 金 逸 晨 电 子 有 限 公 司

LCD MODULE

MODULE NO. :

GMT130

Customer:
Approved By(核准)：

深圳市金逸晨电子有限公司		
Approved By(核准)：	Checked By(审核)：	Prepared By(编写)：

RECORDS OF REVISION
(修订记录)

Part Number (产品型号)	Revision (版本)	Revision Content (修订内容)	Revised on (修订日期)
GMT130	V*1.0*	第一次发行	2020-01-15

CONTENTS

ER.	RE ISED RECORD	DATA
1.0	第一次发行	2020-01-15

1.外形图

27.50±0.20 PCB
26.16±0.20(BL)
23.40(A.A)
22.50
2.54*(7-1)=15.24

1.30"
240*RGB*240
FREE

39.00±0.20 PCB
34.00
29.22±0.20(BL)
23.40(A.A)

22.5

11.30
1.20 PCB
1.5Max.

FRONT   REAR

2.功能&特性
2-1. 分辨率：240*RGB*240
2-2. 面板类型：IPS
2-3. 颜色：全彩262K
2-4. 显示模式：普通黑色
2-5. LCM工作电压(VCC_IN)：2.5~3.3V
    屏工作电压(Vddio)：1.65~3.3V
2-6. 背光2白LED,Vbl=2.8~3.0V,If=30mA(40mAmax.)
2-7. 工作温度：-20℃~70℃
2-8. 储存温度：-30℃~80℃
2-9. 连接方式/驱动IC:COG/ST7789VW
    13P间距0.7mm 焊接；
2-10. 接口：4线SPI
2-11. 视角方向：全视角

3.机械规格
3-1. 模块尺寸：27.5mm(L)*39mm(W)*11.3mmMAX(H)
3-2. 有效区域(A/A)：23.4mm(L)*23.4mm(W)
3-3. 点距离：0.0975mm(L)*0.0975mm(W)

NO.	Symbol
1	GND
2	VCC
3	SCK
4	SDA
5	RES
6	DC
7	BLK

金逸晨电子有限公司

SHEET: 1 of 1

| APPROVALS	DATE
DWN ZJP	2020-01-15
CHK	
APP	

MODEL NUMBER :
GMT130-V1.0_LCM

SCALE:
Unspecified TOL: 0.1
DO NOT SCALE THIS DRAWING.

UNITS:
MM

4. 原理图:

注意：电路及元件值仅作参考

5. 引脚说明:

Pin no.	Symbol	Function
1	GND	电源负极
2	VCC	电源正极
3	SCL	时钟
4	SDA	数据
5	RES	复位
6	DC	命令/数据
7	BLK	背光控制开关，默认拉高背光打开

6. 电气特性

6-1 DC电气特性

6-1.1: **Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage (I/O)	VDD	-0.3	4.6	V	
Analog Supply Voltage	VDDIO	-0.3	4.6	V	
Logic Input Voltage	VIN	-0.3	VDD+0.3	V	
Operation Temperature	Top	-20	70	℃	
Storage Temperature	Tst	-30	80	℃	

6-1.2: **Operating Conditions** （   ）

Parameter	Symbol	Min	TYP	MAX	Unit	Notes
Voltage for LED backlight	VLED	2.8	-	3.0	V	
System Voltage	VDD	2.4	2.8	3.3	V	
Interface Operation Voltage	VDDIO	1.65	1.8	3.3	V	
Gate Driver High Voltage	VGH	12.2	-	14.97	V	
Gate *Driver Low* Voltage	VGL	-12.5	-	-7.16	V	
Operating Current for V_{DD}	I_{DD}	-	8	10	mA	
Current for LED backlight	ILED	30	-	40	mA	2 LED
Brightness	L_{br}	200	250	-	cd/m^2	
Sleep_In Mode VDD	I_{dd}	-	15	30	uA	
Sleep_In Mode VDDIO	I_{ddio}	-	5	10	uA	

1 Test condition is:
   a:Center point on active area
   b:Best Contrast
2 Uniform measure condition:
   a:Measure 9 point,Measure location is show below:
   b:Uniform=(Min brightness/Max.brightness)x100%
   c:Best Contrast.

6-2 AC电气特性

### 6-2.1、 Serial Interface Timing Characteristics: (4-wire SPI)

Figure 5 4-line serial Interface Timing Characteristics

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25℃

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T$_{CSS}$	Chip select setup time (write)	15		ns	
	T$_{CSH}$	Chip select hold time (write)	15		ns	
	T$_{CSS}$	Chip select setup time (read)	60		ns	
	T$_{SCC}$	Chip select hold time (read)	65		ns	
	T$_{CHW}$	Chip select "H" pulse width	40		ns	
SCL	T$_{SCYCW}$	Serial clock cycle (Write)	16		ns	-write command & data ram
	T$_{SHW}$	SCL "H" pulse width (Write)	7		ns	
	T$_{SLW}$	SCL "L" pulse width (Write)	7		ns	
	T$_{SCYCR}$	Serial clock cycle (Read)	150		ns	-read command & data ram
	T$_{SHR}$	SCL "H" pulse width (Read)	60		ns	
	T$_{SLR}$	SCL "L" pulse width (Read)	60		ns	
D/CX	T$_{DCS}$	D/CX setup time	10		ns	
	T$_{DCH}$	D/CX hold time	10		ns	
SDA (DIN)	T$_{SDS}$	Data setup time	7		ns	
	T$_{SDH}$	Data hold time	7		ns	
DOUT	T$_{ACC}$	Access time	10	50	ns	For maximum CL=30pF
	T$_{OH}$	Output disable time	15	50	ns	For minimum CL=8pF

Table 6 4-line serial Interface Characteristics

Note : The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

7. 指令表
COMMAND TABLE
System Function Command List (1)

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
NOP	0	↑	1	-	0	0	0	0	0	0	0	0	(00h)	No operation
SWRESET	0	↑	1	-	0	0	0	0	0	0	0	1	(01h)	Software reset
RDDID	0	↑	1	-	0	0	0	0	0	1	0	0	(04h)	Read display ID
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		ID1 read
	1	1	↑	-	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20		ID2 read
	1	1	↑	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		ID3 read
RDDST	0	↑	1	-	0	0	0	0	1	0	0	1	(09h)	Read display status
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	BSTON	MY	MX	MV	ML	RGB	MH	ST24		-
	1	1	↑	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON		-
	1	1	↑	-	ST15	ST14	INVON	ST12	ST11	DISON	TEON	GCS2		-
	1	1	↑	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0		-
RDDPM	0	↑	1	-	0	0	0	0	1	0	1	0	(0Ah)	Read display power
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	0	0		
RDD MADCTL	0	↑	1	-	0	0	0	0	1	0	1	1	(0Bh)	Read display
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	MY	MX	MV	ML	RGB	MH	0	0		-
RDD COLMOD	0	↑	1	-	0	0	0	0	1	1	0	0	(0Ch)	Read display pixel
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	0	D6	D5	D4	0	D2	D1	D0		-
RDDIM	0	↑	1	-	0	0	0	0	1	1	0	1	(0Dh)	Read display image
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	VSSON	0	INVON	0	0	GC2	GC1	GC0		-
RDDSM	0	↑	1	-	0	0	0	0	1	1	1	0	(0Eh)	Read display signal
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
	1	1	↑	-	TEON	TEM	0	0	0	0	0	0		-
RDDSDR	0	↑	1	-	0	0	0	0	1	1	1	1	(0Fh)	Read display self-diagnostic result
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	-	D7	D6	0	0	0	0	0	0		-
SLPIN	0	↑	1	-	0	0	0	1	0	0	0	0	(10h)	Sleep in
SLPOUT	0	↑	1	-	0	0	0	1	0	0	0	1	(11h)	Sleep out
PTLON	0	↑	1	-	0	0	0	1	0	0	1	0	(12h)	Partial mode on
NORON	0	↑	1	-	0	0	0	1	0	0	1	1	(13h)	Partial off (Normal)
INVOFF	0	↑	1	-	0	0	1	0	0	0	0	0	(20h)	Display inversion off
INVON	0	↑	1	-	0	0	1	0	0	0	0	1	(21h)	Display inversion on
GAMSET	0	↑	1	-	0	0	1	0	0	0	0	1	(26h)	Display inversion on
	1	↑	1	-	0	0	0	0	GC3	GC2	GC1	GC0		
DISPOFF	0	↑	1	-	0	0	1	0	1	0	0	0	(28h)	Display off
DISPON	0	↑	1	-	0	0	1	0	1	0	0	1	(29h)	Display on
CASET	0	↑	1	-	0	0	1	0	1	0	1	0	(2Ah)	Column address set
	1	↑	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8		X address start:
	1	↑	1		XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0		0≦XS≦X
	1	↑	1		XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8		X address start:
	1	↑	1		XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0		S≦XE≦X
RASET	0	↑	1	-	0	0	1	0	1	0	1	1	(2Bh)	Row address set
	1	↑	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8		Y address start:
	1	↑	1		YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0		0≦YS≦Y
	1	↑	1		YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8		Y address start:
	1	↑	1		YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		S≦YE≦Y
RAMWR	0	↑	1	-	0	0	1	0	1	1	0	0	(2Ch)	Memory write
	1	↑	1	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		Write data
	1	↑	1	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		
	1	↑	1	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
RAMRD	0	↑	1	-	0	0	1	0	1	1	1	0	(2Eh)	Memory read

Instruction	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	1	1	↑	D1[17:8]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]		
	1	1	↑	Dx[17:8]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]		Read data
	1	1	↑	Dn[17:8]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]		
PTLAR	0	↑	1	-	0	0	1	1	0	0	0	0	(30h)	Partial sart/end address set
	1	↑	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8		Partial start address: (0, 1,2, ..P)
	1	↑	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0		
	1	↑	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8		Partial end address (0, 1,2, 3, , P)
	1	↑	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		
VSCRDEF	0	↑	1	-	0	0	1	1	0	0	1	1	(33h)	Vertical scrolling definition
	1	↑	1	-	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8		
	1	↑	1	-	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0		
	1	↑	1	-	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8		
	1	↑	1	-	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0		
	1	↑	1	-	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8		
	1	↑	1	-	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0		
TEOFF	0	↑	1	-	0	0	1	1	0	1	0	0	(34h)	Tearing effect line off
TEON	0	↑	1	-	0	0	1	1	0	1	0	1	(35h)	Tearing effect line on
	1	↑	1	-	-	-	-	-	-	-	-	TEM		
MADCTL	0	↑	1	-	0	0	1	1	0	1	1	0	(36h)	Memory data access control
	1	↑	1	-	MY	MX	MV	ML	RGB	0	0	0		-
VSCRSADD	0	↑	1	-	0	0	1	1	0	1	1	1	(37h)	Vertical scrolling start address
	1	↑	1	-	VSP15	VSP14	VSP13	VSP12	VSP11	VSP10	VSP9	VSP8		
	1	↑	1	-	VSP7	VSP6	VSP5	VSP4	VSP3	VSP2	VSP1	VSP0		
IDMOFF	0	↑	1	-	0	0	1	1	1	0	0	0	(38h)	Idle mode off
IDMON	0	↑	1	-	0	0	1	1	1	0	0	1	(39h)	Idle mode on

System Function Command Table 2

ST7789VV