

BANDGAP CURRENT REFERENCE CIRCUIT

TEAM:- ANALOG
EDGE

TEAM MEMBERS

AKSHAR DASH

H PREM SAI KUMAR

PANKAJ DAS

SUBHAM KUMAR

ANKIT SHAW

COLLEGE:- NIT ROURKELA

PROBLEM STATEMENT

BGCR-1. Design a Band Gap Current Reference Circuit Using 90nm CMOS Technology with a Nominal Output Current of $100\mu\text{A}$.

SPECIFICATIONS

Output Current: $100\mu\text{A} \pm 5\%$ across the temperature range of -40°C to 125°C .

Technology: 90nm CMOS process.

Power Supply: 1.8V to 3.3V.

Power Consumption: Less than $50\mu\text{W}$ for the entire current reference circuit.

Temperature Coefficient: Less than 50 ppm/ $^{\circ}\text{C}$ for the output current.

Load Regulation: Output current should remain stable within $\pm 2\%$ when the load voltage varies from 0 to 1V.

Design Considerations: Use a band gap voltage reference to set the bias current and design a current mirror to generate the output current. Explain how process variations, transistor matching, and temperature stability can be managed in the 90nm process.

DESIGN FLOW


- **1.Characterization of MOSFET**
- **2.Basic premise of PTAT and CTAT**
- **3.Schematic and Calculations**
- **4.Circuit without startup**
- **5.Circuit with startup**




Characterization of MOSFET

NMOS_33 Charecterization

Vthn	0.213146	0.213146
VGsn	1.65	1.65
VGsn-VTH	VOV	1.436854
VOV^2		2.06454942
W	20u	0.00002
L	2u	0.000002
W/L		10
Id	3.95628m	0.00395628
2id		0.00791256
$w/l * vov^2$		20.6454942
$uncox = 2id / \{(w/l)vov^2\}$	383uA/v^2	0.00038326
VG = 1.65, VD = 3.3		



Proposed Circuit



$$I_o = I_1 + I_2$$

$$I_o = \text{CTAT} + \text{PTAT} \quad (i)$$

$$dI_o/dT = dV_{d1}/dT * 1/R_1 + V_T/T * \ln(N/R) = 0 \quad (ii)$$

The target power spec is $50\mu\text{W}$ so we targeted for $45\mu\text{W}$ thus the branch current is around $6.7\mu\text{A}$.

To generate $100\mu\text{A}$ output, we set each branch to $6.25\mu\text{A}$ and use a current mirror to scale it accordingly. Thus we will equate I_0 current to $6.25\mu\text{A}$.

Now putting all the values and solving both equation (i) and (ii) we will get,

$$R = 20.413\text{K}\Omega, R_1 = 193.6\text{K}\Omega$$

NOTE:-

Assuming M_1 - M_2 , M_3 - M_4 , M_5 - M_6 and M_7 - M_8 are identical

For $I_{D1} = I_{D2}$: $V_{D1} = V_{D2}$

To make $I_{D1} = I_{D2}$, we put M_1 R_1 gnd, M_2 R_1 gnd


why folded cascode? For strong current sources. Have high output impedance




Calculation

Iout	100u	1.00E-04				
Io	Iout/16	6.25E-06				
VBE	0.47	0.47				
Io=I2,I4,I6,I8	I in R + I in n1					
6.25u	VBE1/R1+ VTln(n)/R		VBE1/(9.48*R)+VTln(n)/R= 6.25u			
dIo/dT=0	-1.7m * 1/R1 + k/q ln(n)/R					
	-1.7m * 1/R1 + VT/T ln(n)/R = 0		1.7m * 1/R1 = (VT/T) {ln(n)/R }			
VT	0.02586	0.02586				
T	300Kelvin	300				
n	8	8				
ln8		2.07944154				
VT/T		0.0000862	86u			
Why n=8? so that q2 will be around q1 in layout				IMIN	IMAX	Io(27)
VT/T * ln(n)						0.000103
R/R1	{VT/T} * {ln(n)/1.7m}	0.0814763		delta I	2.4391E-07	
R1/R		12.2735077		DELTAT	165	
VT*ln(n)		0.05377436		TC=	1.43512E-05	
R	VBE1/(9.48*6.25u)+VTln(n)/6.25u= R	1.47E+04	20.4K			
R1		1.81E+05	194k			
Assume Vov2,1		0.2				
L		0.000002				
vov^2		0.04				
uncox*Vov^2		0.00001532				
(w/l)1,2,3,4	(w/L)1,2= 2id/{(uncox)vov^2}	8.16E-01				
(w/l)5,6,7,8	(w/l)5,6,7,8= 3* (w/l)1,2,3,4	2.45E+00				
(w)1,2,3,4	w/l*L	1.63E-06				
(w)5,6,7,8	w/l*L	4.90E-06				
(w)9,10	16*(w)5,6,7,8	7.83E-05				
Assume RL	10K					

Circuit without Startup



SIMULATIONS



Temperature sweep




Load resistance

sweep


Nominal

value

i(/R56/PLUS) dc		i(/R56/PLUS) dc_op		PLUS, analysisN ie=dc)) - ymin(i/ dc		ppm dc	
Filter	⌵	Filter	⌵	Filter	⌵	Filter	⌵
		102.757u		102.757u		248.03n	14.6289u

Matching foundry

resistances



Nominal

i(/R56/PLUS) dc		i(/R56/PLUS) dc_op		PLUS, analysisN(e=dc))- ymin(i(/R56/PLUS) dc		ppm dc	
Filter	Y	Filter	Y	Filter	Y	Filter	Y
102.757u		102.757u		248.03n		14.6289u	

Observations

(1) Given, to achieve $100 \text{ mA} \pm 5\%$, across -40°C to 125°C

Our spec $\rightarrow I_{\text{out}} = 102.757 \text{ mA} \pm 0.279 \text{ mA}$

(Nominal value @ 27°C)

$= 102.757 \text{ mA} \pm 0.24\%$

($I_{\text{min}} = 102.5125 \text{ mA}$)

($I_{\text{max}} = 102.76 \text{ mA}$)

$1.8\text{V} \rightarrow$

$101.946 = I_{\text{max}}$

$96.6 = I_{\text{min}}$

$T_c = \Delta I / (\Delta T * I_{\text{nominal}})$

(2) Temp. Coefficient (for $3.3\text{V} \rightarrow 14.6289 \text{ ppm}$)

$T_c = \Delta I / (\Delta T * I_{\text{nominal}})$

(3) Load Regulation (@ 27°C)

1.8V \rightarrow $R_L = 1\Omega$, $V_L = 0 \rightarrow I_{out} = 100.918 \text{ mA}$

$R_L = 10k\Omega$, $V_L = 1V \rightarrow I_{out} = 100.8 \text{ mA}$

3.3V \rightarrow $R_L = 1\Omega$, $V_L = 0 \rightarrow I_{out} = 102.901 \text{ mA}$

$R_L = 10k\Omega$, $V_L = 1V \rightarrow I_{out} = 102.75+ \text{ mA}$

When load varies from 0V–1V (for 1.8V)

I_{out} varies from 100.918 mA to 100.8 mA


for (3.3V) \rightarrow I_{out} varies from 102.901 mA to 102.757 mA

(4) Power Consumption



$P = V_{dd} * (I_d)$

$= 3.3 * (6.41974 * 2 * 10^{-3}) = 42.350244 \text{ mW} < 50 \text{ mW}$

Circuit with Startup



SIMULATIONS



THANK YOU

