



Software Testing and Quality Assurance

Theory and Practice Chapter 10





Outline of the Chapter



Testing and Test Control Notation 3 (TTCN-3) Test Architectures

Characterizing Sequence

- Extended Finite-state Machines
- Test Generation from EFSM Models
- Summary

Additional Coverage

Criteria for System

Testing

State-oriented Model

Points of Control and Observation

- Finite-state Machine (FSM)
- Test Generation from an FSM
- Transition Tour Method Testing with State Verification
- Unique Input/Output Sequence
- Distinguishing Sequence





State-oriented Model



- Software systems
- Stateless (Example: compiler) State-oriented (Examples: Operating Systems)
- State-oriented system: two parts
- Control portion

Data portion




Figure 10.1:







State-oriented Model



Figure 10.4: FSM model of a dual-boot laptop








Points of Control and Observation

Table 10.1: PCOs for testing a telephone





PCO IN/OUT

Hook IN

Keypad IN

Ringer OUT

Speaker OUT


Mouthpiece IN

5



Points of Control and Observation









Finite-state Machine (FSM)



Fight Enioe8st ASN narbidet of a private

I, O, s0, δ , λ >, where


is a set of states

is the initial state. I is a set of outputs

is a set of inputs

(next state function)

(output function)



branch

exchange



Test Generation from an FSM



- behaves like M. An important testing task is to confirm if I_M Let M be the FSM model of a system and be its implementation.
- testing that I_M conforms to its spec. M. Conformance testing: Ensure by means
- testing general procedure for conformance
- Derive sequences of state-transitions from M.
- Turn each state-transition into a test sequence
- corresponding transition sequence whether or not I_M possesses the Test I_M with a test sequence to observe
- by choosing enough state-transition sequences The conformance of I_M with M can be verified



8



Transition Tour (TT) Method



- Figure 10.9 deas in turning
 - Test System

 Test System

 P (Test Sequence) PCO 1 Sysyetm Under Test (SUT) into of PCO 2 8 a test case test sequence with an SUT
- Figure H.O.P.OFH Derived Deskease From the transition tour. nitial state to the final It is a sequence of From Figure state state-transitions from the 10.8
- !OFH START (TIMER1, d1) LΡ ?DT PASS 3 CANCEL (TIMER1) 5 LP !ONH ?OTHERWISE FAIL 6 CANCEL (TIMER1) LP !ONH 8 9 ?TIMER1 FAIL CANCEL (TIMER1) 10

LP

!ONH

Indefinite waits must be avoided.

nexpected

inputs

must

11



Transition Tour (TT) Method



State coverage

Coverage

metrics

for FSM based testing

- cover each Choose enough state at least once number of TTs to
- but just 11 of the transitions You can choose TTs to cover all the states,
- Transition coverage
- cover each state-transition at least once. Choose enough number to be able






Figure 10.11:

Conceptual model of a test case with state

Testing with State Verification



- State verification with Distinguishing
- Characterizing sequences nique Input/Output sequences





Unique Input / Output Sequence




- sequence state s, and Let X be an is a UIO sequence for s nput sequence applied be the corresponding output in a
- S response to input X state produces output sequence Thus, X/Y FSM is unique to 1**n**
- Four assumptions about an Completely specified
- Deterministic
- Reduced
- Strongly connected






Unique Input / Output Sequence





UIO sequences						
State Input sequence		Output sequence				
A	010	000				
В	010	001				
С	1010	0000				
D	11010	00000				





Distinguishing Sequence



Let X be an **input** sequence.


- different) output sequence in response to X if each state distinguishing sequence for an produces
- Four assumptions about an FSM Completely specified
- Deterministic
- Reduced Strongly of
- Strongly connected





Distinguishing Sequence





Fable 10.9: Or seguence 11

different states


Present state	Output sequence	
A	00	
В	11	
С	10	
D	01	


esponse to input



Characterizing Sequence











Characterizing Sequence



Starting	Output Generated by		
States	$W_1 = aba$		
A	xyx		
B	yyy		
C	yyx		
D	xyx		

Output gure 10

Starting	Output Generated by $W_2 = ba$		
States			
A	yx		
B	yx		
C	yy		
D	yy		

ed by the W2.

10.10: Output sequences as a response to W1. generated by





Characterizing Sequence




Test Sequence Table							
Step	Current State	Next State	Message to SUT	Message from SUT			
Apply	Apply $T(D)$:						
1	A	D	b	y			
Test t	the Transition $(I$	O, A, a/x):					
2	D	A	a	x			
Apply	W_1 :						
3	A	A	a	x			
4	A	D	b	y			
5	D	A	a	x			
Apply	γRI :						
6	A	D	b	y			
7	D	A	a	x			
8	A	D	b	y			
9	D	A	a	x			
10	A	D	b	y			
11	D	A	a	x			
	T(D):						
12	A	D	b	y			
	the Transition $(I$	(0, A, a/x):					
13	D	A	a	x			
Apply	W_2 :	0					
14	A	D	b	y			
15	D	A	a	x			
Apply	y RI:						
16	A	D	b	y			
17	D	A	a	x			
18	A	D	b	y			
19	D	A	a	x			
20	A	D	b	y			
21	D	A	a	x			
	≓ .						













test architecture

S

a certain configuration of

Common test architectures

one or two PCOs, and

a communication service provide

one or more test entities,


an Implementation Under Test (IUT)


- Local Architecture
- Distributed Architecture
- Coordinated Architecture
- Remote Architecture




Test Architectures









Local Architecture



Test Architectures



Coordinated Architecture



NEC Empowered by Innovation

Testing and Test Control Notation 3 (TTCN-3) Waterloo

- TTCN-
- A language for specifying test cases
- and Tabular Combined Notation) Predecessors were TTCN-1 and TTCN-2 (Tree
- Standards Institute Standardized by ETSI (European Telecom.
- Module

Data types

Core features of TTCN-3

- Templates Ports
- Components
 Test Cases



```
Module
```

```
/* One can document a module by writing comments in this way.
// Additional comments can be included here.
module ExampleTestModule1 { // A module can be empty.
      // First, define some data to be used in the control part
      const integer MaxCount := 15;
      constant integer UnitPacket = 256;
      // More data can be defined here ...
      // Second, specify the control part to execute
     control { // The control part is optional
           var integer counter := 0;
           var integer loopcount := MaxCount;
           const integer PacketSize := UnitPacket * 4;
           // Specify more execution behavior here ...
     } // End of the control part
} // end of module TestCase1
```




```
type integer TCPPort (0 .. 65535); // a 16 bit unsigned number
  type charstring IPUserProtocol ( "TCP", "UDP", "OSPF", "RIP" );
 template MyMessage SFCRequest( Identification id, Input Ival) := {
      identification := id,
      msgtype
                      := Request,
      input
                      := Ival,
                      := omit // "omit" is a keyword
      response
 }
template MyMessage SFCResponse (Identification id, Response Rval) := {
     identification := id,
     msgtype
                    := Response,
                    := ?, // This means the field can contain any value
     input
                    := Rval
     response
```



Testing and Test Control Notation 3 (TTCN-3) Waterloo

Ports





NEC

```
type port SFCPort message { // The SFCPort type has a "message" semantics
     inout MyMessage
                             // The SFCPort type is of inout type handling
                      // messages of type MyMessage
                                                      Defining a nort type
            type component SFCTester {
                   port SFCPort SFCServerPort
            }
```



NEC

```
// A test case description with alternative behavior
testcase SFCtestcase1() runs on SFCTester {
     timer responseTimer; // Define a timer
     SFCPort.send(SFCRequest(7, 625));
     responseTimer.start(5.0);
     alt { // Now handle three alternative cases ...
          // Case 1: The expected result of computation is received.
          [] SFCPort.receive(SFCResponse(7, 25)) {
                 setverdict(pass);
                 responseTimer.stop;
             }
          // Case 2: An unexpected result of computation is received.
          [] SFCPort.receive {
                 setverdict(fail);
                 responseTimer.stop;
          // Case 3: No result is received within a reasonable time.
          [] responseTimer.timeout {
                 setverdict(fail);
     }
     stop;
    End of test case
```



```
module ExampleTestModule2 {
      // Define variables and constants to be used
      // Define templates to be used ...
      // Define ports to be used ...
      // Associate test components with ports ....
      // Define test cases, such as SFCtestcase1 ....
     control {
          execute( SFCtestcase1() );
```





Extended Finite-state Machines



- system are Two conceptual components of a software
- Flow of control
- Manipulation of data
- Manipulate local variables
- Start and stop timers
- decisions Compare values and make control-flow Create instances of processes
- Access databases

There is a need for modeling a software


- system as an EFSM. We consider the Specification and
- Description Languages (SDL). The basic concepts in SDL are as follows:
- System
- Behavior
- Data
- Communication





Extended Finite-state Machines











- implementing E. Let E be an EFSM and P_E be a program E
- Goal: Test that P_E behaves as
- Basic idea
- sequence state-transitions represents a common use sequences such that each sequence of **Phase 1**: Identify a set of state-transition
- state-transition sequence Phase 2: Design a test case from each
- Phase
- Pay attention to the following
- sequences sequences of outcomes in response to input under test (SUT) Perform tests to ensure that the system produces expected
- timeout occurs under test takes the right actions when a Perform tests to ensure that the system
- under test has appropriately implemented allocation, database accesses, etc other task blocks, such as resource Perform tests to ensure that the system
- coverage Coverage criteria: state coverage and transition








- Phase 2
- tour into outputs and inputs, respectively. Augment the above Fransform the inputs core test behavior with and outputs in a transition
- exception events
- Augment the above test behavior with events to be able to handle




































Figure 10.40: A transition tour from the door control

system of Figs. 10.38 and 10.39

GETDIGIT


GETDIGIT [

.. GETDIGIT

. DOOROPEN

GETDIGIT

Figure 10.41: Testing the door control system.







```
label label1 KEYPAD.send(digit);
        DISPLAY.receive(Asterisk);
         if (NOT enough number of digits) goto label1; // Not in TTCN-3 form yet.
3.
            DOOR.receive(Open);
                GREENLIGHT.receive(On);
5.
                   DOOR.send(Passed);
6.
                      GREENLIGHT.receive(Off);
                         DOOR.receive(Close);
8.
                             DISPLAY.receive(Welcome);
9.
                                setverdict(Pass);
10.
```





```
count := 0; // Count is of type integer.
      label label1 KEYPAD.send( digit );
 2.
           DISPLAY.receive( Asterisk );
 3.
             count := count + 1;
 4.
 5.
               if (count < 4) goto label1;
 6.
               else {
                    DOOR.receive(Open);
 7.
                       GREENLIGHT.receive( On );
 8.
                           DOOR.send( Passed );
 9.
                              GREENLIGHT.receive( Off );
10.
                                 DOOR.receive (Close);
11.
                                     DISPLAY.receive(Welcome);
12.
13.
                                         setverdict(Pass);
               };
14.
```





```
count := 0; // Count is of type integer.
 1.
 2.
      label label1 KEYPAD.send( digit );
 3.
      alt {
 4.
           [] DISPLAY.receive( Asterisk );
 5.
              count := count + 1;
 6.
              if (count < 4) goto label1;
 7.
              else {
 8.
                      alt {
 9.
                         [] DOOR.receive(Open);
                           alt {
10.
11.
                                 [] GREENLIGHT.receive(On);
12.
                                    DOOR.send( Passed );
13.
                                    alt {
14.
                                           [] GREENLIGHT.receive(Off);
15.
                                             alt {
                                                  [] DOOR.receive (Close);
16.
                                                    alt {
17.
18.
                                                         [] DISPLAY.receive(Welcome);
19.
                                                            setverdict(Pass);
20.
                                                         [] DISPLAY.receive(?);
21.
                                                            setverdict(Fail);
22.
                                                      }
23.
                                                  [] DOOR.receive(?);
24.
                                                     setverdict(Fail);
                                              }
25.
26.
                                           [] GREENLIGHT.receive(?);
27.
                                              setverdict(Fail);
                                        }
28.
29.
                                 [] GREENLIGHT.receive(?);
30.
                                    setverdict(Fail);
                             7
31.
                         [] DOOR.receive(?);
32.
33.
                            setverdict(Fail);
34.
                       }
                   } // end of else
35.
36.
           [] DISPLAY.receive(?);
37.
              setverdict(Fail);
38.
      7
                                9
```







```
count := 0; // Count is of type integer.
      label label1 KEYPAD.send( digit );
      Timer1.start(d1);
3.
      alt {
4.
          [] DISPLAY.receive( Asterisk );
6.
             Timer1.stop;
7.
             count := count + 1;
8.
             if (count < 4) goto label1;
9.
10.
                    Timer2.start(d2);
11.
12.
                        [] DOOR.receive(Open);
13.
                           Timer2.stop; Timer3.start(d3);
14.
15.
                               [] GREENLIGHT.receive(On);
16.
                                  Timer3.stop;
17.
                                  DOOR.send( Passed );
18.
                                  Timer4.start(d4);
19.
                                  alt {
                                        [] GREENLIGHT.receive( Off );
20.
                                          Timer4.stop; Timer5.start(d5);
21.
22.
                                          alt {
                                               [] DOOR.receive (Close);
23.
                                                  Timer5.stop; Timer6.start(d6);
24.
25.
26.
                                                       DISPLAY.receive(Welcome);
                                                         Timer6.stop; setverdict(Pass);
27.
28.
                                                       DISPLAY.receive(?);
29.
                                                         Timer6.stop; setverdict(Fail);
30.
                                                       □ Timer6.timeout;
                                                         setverdict(Inconc);
31.
32.
33.
                                               DOOR.receive(?);
34.
                                                  Timer5.stop; setverdict(Fail);
35.
                                               [] Timer5.timeout;
36.
                                                  setverdict(Inconc);
37.
                                        [] GREENLIGHT.receive(?);
38.
                                           Timer4.stop; setverdict(Fail);
39.
40.
                                         [] Timer4.timeout;
41.
                                            setverdict(Inconc);
42.
43.
                               GREENLIGHT.receive(?);
                                  Timer3.stop; setverdict(Fail);
44.
45.
                               ☐ Timer3.timeout;
                                  setverdict(Inconc);
46.
47.
48.
                        DOOR.receive(?);
49.
                           Timer2.stop; setverdict(Fail);
50.
                        [] Timer2.timeout;
51.
                           setverdict(Inconc);
52.
53.
                    9
```



NEC Additional Coverage Criteria for System Testing Steriloo

- PCO coverage
- at each output PCO. event at each input PCO and produces an event Select test cases such that the SUT receives an
- Sequence of events at PCOs
- inputs and outputs occur at the PCOs Select test cases such that common sequences of
- Events occurring in different contexts meanings at different times An event generated at a PCO may have different
- nopportune occur at an inappropriate time. Inopportune events are normal events which events





Summary



Data types

TTCN-3

- **Modules**
- **Ports**
- **Templates**
- Testing EFSM based systems
- Identify transition sequences
- Turn each sequence into a test case
- "Otherwise" events Input/output

 Output/input
- Timers
- Coverage metrics
- PCO coverage
- Sequences of events at each PCO
- Inopportune events

Events occurring in different contexts

- Software systems Stateless State-oriented
- Testing FSM based systems Control portion is modeled by an FSM or an EFSM.
- Transition tour method
- State verification techniques State verification method
- Distinguishing sequence
- UIO sequence
- Characterizing sequence
- Coverage metrics
- State coverage
- State-transition coverage
- Test architectures
- Local **Distributes**

