Code: 326102

MCA 1st Semester Exam., 2024

COMPUTER ORGANIZATION AND ARCHITECTURE

Time: 3 hours

Full Marks: 70

Instructions:

- (i) The marks are indicated in the right-hand margin.
- (ii) There are SEVEN questions in this paper.
- (iii) Attempt FIVE questions in all.
- (iv) Question Nos. 1 and 2 are compulsory.

SECTION-A

- 1. Choose the correct answer of the following: $2 \times 10 = 20$
 - (a) In CISC architecture, most of the complex instructions are stored in
 - (i) CMOS
 - पीं) register
 - (iii) transistors
 - (iv) diodes

द्य The addresses after getting the ___ controller multiplexes __ signal.

(i) INTR

(ii) ACK

(iii) RESET

(iv) Request

0 In a 4M-bit chip organization has a total of 19 external connections, then it has _ addresses if 8 data lines are there.

_(i) 2

(ii) 5

(iii) 9

(iv) 8

(d) While using order 5 bits are used for technique in a 16-bit system, the higher the direct mapping

(i) Id

(ii) word

·(iii) tag

(iv) block

AK25/855

(e) To increase the speed of memory access in pipelining, we make use of

,(i) special memory locations

(ii) special purpose registers

(iii) cache

(iv) buffers

S instructions at a time, it is said to use When the processor executes multiple

(i) single issue

, (ii) multiplicity

(iii) visualization

(iv) multiple issues

(9) have completely, then the processor is said to succeeding instructions are executed If an exception is raised and the

(i) exception handling

(ii) imprecise exceptions

(iii) error correction

(iv) None of the above

AK25/855

(Turn Over)

(Continued)

(i) vectored interrupt

(ii) non-maskable interrupt

(iii) maskable interrupt

, (iv) high-priority interrupt

In memory-mapped I/O

 Ξ

(i) the I/O devices and the memory share the same address space

(ii) the I/O devices have a separate address space

(iii) the memory and I/O devices have an associated address space

(iu) a part of the memory is specifically set aside for the I/O operation

9 constantly checks the status flags is The process wherein the processor called as

(i) polling

(ii) inspection

(iii) reviewing

(iv) echoing

SECTION-B

Answer any four out of five questions:

5×4=20

- 2. (a) A digital computer has a common bus multiplexers. The bus system of 16 registers of 32 bits each. S constructed with
- (i) How many selection inputs are there in each multiplexer?
- (ii) What size needed? of multiplexers 19
- **'**6 affect the CPU performance? Justify the effects in terms of program length, clock control, cache and memory hierarchy How do instruction set, compiler rate and effective CPI. technology, CPU implementation and
- 0 where D flip-flops are commonly used Explain the D (Data or Delay) flip-flop. Provide the examples of applications How does it differ from an SR flip-flop?
- (a)Consider a machine with a with a block size of 8 bytes. mapped cache memory of 256 Kbytes memory of 232 bytes having a directmain
- (i) How is the 32-bit address divided number? into tag, line number and byte

AK25/855

corresponding to the address EDCBA987 (H) is stored?

(e) and handshaking mechanism for What do you mean by asynchronous asynchronous data transfer. data transfer? Explain strobe controlled

SECTION—C

Answer any three out of five questions: 10×3=30

- Mention the types of hazards that occur while executing the following instructions Also comment on how to avoid such hazards:
- [1]: add r1, r2, r3 [2]: sub r3, r1, r4
- 9 [1]: st r4, 20[r5] [3]: add r1, r2, 10[r3] [2]: sub r8, r9, r10
- A DMA controller transfers 16-bit words to transfer? the CPU be slowed down because of DMA instructions per second. By how much will instructions at an average rate of 1 million second. The CPU is fetching and executing characters at the rate of 2400 characters per assembled from a device that transmits memory using cycle stealing. The words are

Ċ multithreading, its design challenges and Explain how thread-level parallelism within a potential performance enhancements. processor can be exploited. With suitable explain simultaneous

- **.** What is array processor? Explain SIMD array processor with suitable example
- 7 Draw the logic diagram for additional logic gates required connections between flip-flops up-counter using D flip-flops. Show the the 4-bit

AK25/855

(Continued)