

Systematic Design of Operational Amplifiers



Willy Sansen
KULeuven, ESAT-MICAS
Leuven, Belgium

willy.sansen@esat.kuleuven.be




Table of contents

- **Design of Single-stage OTA**
- **Design of Miller CMOS OTA**
- **Design for GBW and Phase Margin**
- **Other specs: Input range, output range, SR, ...**

Ref.: Sansen : Analog design essentials, Springer 2006

Single-stage CMOS OTA : GBW




$$A_v = g_{m1} \frac{r_o}{2}$$

$$\text{if } r_{o2} = r_{o4} = r_o$$

$$BW = \frac{1}{2\pi \frac{r_o}{2} (C_L + C_{n1})}$$

$$GBW = \frac{g_{m1}}{2\pi (C_L + C_{n1})}$$

CMOS OTA : Maximum GBW



$$GBW = \frac{g_{m1}}{2\pi C_L} \quad g_{m1} = \frac{I_B}{V_{GS1} - V_T}$$


$$GBW_{max} = \frac{I_B}{V_{GS1} - V_T} \frac{1}{2\pi C_L}$$

0.2 V

$$I_B = 10 \mu A \quad C_L = 1 \text{ pF} \quad GBW_{max} \approx 10 \text{ MHz} \quad [8]$$

$$FOM = \frac{GBW \cdot C_L}{I_B} = 1000 \text{ [800]} \text{ MHzpF/mA}$$

Single stage CMOS OTA : f_{nd}





$$GBW = \frac{g_{m1}}{2\pi (C_L + C_{n1})}$$

$$f_{nd} = \frac{g_{m3}}{2\pi C_{n2}}$$

$$C_{n2} \approx 2C_{GS3} + C_{DB3} + C_{DB1} \\ \approx 4 C_{GS3}$$

$$f_{nd} \approx \frac{f_{T3}}{4}$$

Simple CMOS OTA : f_{nd}



$$PM = 90^\circ - \arctan \frac{GBW}{f_{nd}} + \arctan \frac{GBW}{2f_{nd}} \approx 85^\circ$$

Single stage CMOS OTA : Design 1

$$\text{GBW} = 100 \text{ MHz} \quad \text{for} \quad C_L = 2 \text{ pF}$$

$$\text{Techno: } L_{\min} = 0.35 \text{ } \mu\text{m}; K'_n = 60 \text{ } \mu\text{A/V}^2 \text{ \& } K'_p = 30 \text{ } \mu\text{A/V}^2$$

$$I_{DS} \text{ ? } W \text{ ? } L \text{ ?}$$

$$g_m = \text{GBW} \cdot 2\pi C_L = 1.2 \text{ mS}$$

$$V_{GS} - V_T = 0.2 \text{ V} \quad I_{DS} = g_m \frac{V_{GS} - V_T}{2} = \frac{g_m}{10} = 0.12 \text{ mA}$$

$$\frac{W}{L} = \frac{I_{DS}}{K'(V_{GS} - V_T)^2} = 100$$


$$L_p = L_n = 1 \text{ } \mu\text{m} \quad \text{GAIN !}$$
$$W_p = 100 \text{ } \mu\text{m}; W_n = 50 \text{ } \mu\text{m}$$

□

Table of contents

- **Design of Single-stage OTA**
- **Design of Miller CMOS OTA**
- **Design for GBW and Phase Margin**
- **Other specs: Input range, output range, SR, ...**

Miller CMOS OTA



Two nodes


1 **4**

with high
Impedance

cause
two poles

split by C_c

Miller CMOS OTA : small-signal



$$GBW = 1 \text{ MHz}$$

$$C_L = 10 \text{ pF}$$

$$R_L = 10 \text{ k}\Omega$$

$$g_{m1} = 7.5 \text{ }\mu\text{S}$$

$$g_{o24} = 0.03 \text{ }\mu\text{S}$$


$$C_{n1} = 0.37 \text{ pF}$$

$$C_c = 1 \text{ pF}$$

$$g_{m6} = 246 \text{ }\mu\text{S}$$

$$g_{Lo6} = 120 \text{ }\mu\text{S}$$


$$C_{Ln4} = 10.2 \text{ pF}$$



$$I_{DS1} = 1.1 \text{ }\mu\text{A}$$

$$I_{DS6} = 25 \text{ }\mu\text{A}$$

Miller CMOS OTA : GBW




$$A_{v1} = \frac{g_{m1}}{g_{o24}} \quad A_{v2} = \frac{g_{m6}}{g_{Lo6}}$$

$$BW = \frac{g_{o24}}{2\pi A_{v2} C_c}$$

$$GBW = \frac{g_{m1}}{2\pi C_c}$$

$$f_{nd} \approx \frac{g_{m6}}{2\pi C_{Ln4}} \frac{1}{1 + \frac{C_{n1}}{C_c}}$$

Miller CMOS OTA : poles and zero



Pole splitting
starts at

$$C_{ct} \approx \frac{C_{n1}}{A_{v2}} \approx 20 \text{ fF}$$

but is sufficient
for $C_c = 1 \text{ pF}$

$$f_z = \frac{g_{m6}}{2\pi C_c}$$

Table of contents

- **Design of Single-stage OTA**
- **Design of Miller CMOS OTA**
- **Design for GBW and Phase Margin**
- **Other specs: Input range, output range, SR, ...**

Miller CMOS OTA: Design plan

$$\text{GBW} = \frac{g_{m1}}{2\pi C_c}$$

$$\text{GBW} = 100 \text{ MHz and } C_L = 2 \text{ pF}$$

$$f_{nd} \approx \frac{g_{m6}}{2\pi C_{Ln4}} \frac{1}{1 + \frac{C_{n1}}{C_c}}$$

Two equations for

Three variables g_{m1} , g_{m6} and C_c ?!?

Solution : choose g_{m1} or g_{m6} or C_c !!!

**What is wrong with
choosing $C_c = 1 \text{ pF}$?**



Miller CMOS OTA: Design vs C_c

Choose $C_c \approx 3 C_{n1}$ $GBW = \frac{g_{m1}}{2\pi C_c}$

$$3GBW \approx \frac{g_{m6}}{2\pi C_{Ln4}} \frac{1}{1.3}$$


$$\frac{g_{m6}}{g_{m1}} \approx 4 \frac{C_L}{C_c}$$

$GBW = 100 \text{ MHz}$ and $C_L = 2 \text{ pF}$


Choose $C_{n1} < C_c < C_L$

Choice $C_c = 1 \text{ pF}$ gives $g_{m1} = 0.6 \text{ mS}$ and $g_{m6} = 4.8 \text{ mS}$

Miller CMOS OTA: Design vs C_c




1 MHz Miller CMOS OTA: Design vs C_c




GBW = 1 MHz
 $C_L = 10 \text{ pF}$
 $C_{n1} = 0.4 \text{ pF}$
 $K' = 20 \mu\text{A/V}^2$
 $V_{GS} - V_T = 0.2 \text{ V}$
 $L = 10 \mu\text{m}$

Miller CMOS OTA : Design vs I_{DS6}



Miller CMOS OTA : Design vs I_{DS1}



Optimum design for high speed Miller OTA - 1

$$\text{GBW} = \frac{g_{m1}}{2\pi C_c}$$

$$C_L = \alpha C_c \quad \alpha \approx 2$$

$$C_c = \beta C_{n1} = \beta C_{GS6} \quad \beta \approx 3$$

$$f_{nd} = \frac{g_{m6}}{2\pi C_L} \frac{1}{1 + C_{n1}/C_c}$$

$$f_{nd} = \gamma \text{GBW} \quad \gamma \approx 2$$

$$C_{GS} = kW \quad k = 2 \cdot 10^{-11} \text{ F/cm}$$

$$\text{GBW} = \frac{f_{nd}}{\gamma} = \frac{g_{m6}}{2\pi C_L} \frac{1}{\gamma (1 + 1/\beta)}$$

$$C_L = \alpha C_c = \alpha \beta C_{n1} = \alpha \beta C_{GS6} = \alpha \beta kW_6 \quad W_6 \uparrow \text{ if } C_L \uparrow$$

Optimum design Miller for high speed OTA - 2

Elimination of C_L yields

$$\text{GBW} = \frac{g_{m6}}{\underbrace{2\pi kW_6}_{f_{T6}}} \frac{1}{\alpha \beta \gamma (1 + 1/\beta)} \quad g_m = \frac{W}{L} \frac{17 \cdot 10^{-5}}{1 + 2.8 \cdot 10^4 L / V_{GST}}$$

W, L in cm

$$\text{GBW} = \frac{1}{2\pi L_6} \frac{1}{\alpha \beta \gamma (1 + 1/\beta)} \frac{8.5 \cdot 10^6}{1 + 2.8 \cdot 10^4 L_6 / V_{GST6}} \quad L \text{ in cm}$$

GBW is not determined by C_L , only by L (and V_{GST}) !!

f_T is also determined by L !!!

Optimum design Miller for high speed OTA - 3

Substitution for f_T yields

$$f_T = \frac{g_m}{2\pi C_{GS}}$$

$$GBW = \frac{f_{T6}}{\alpha \beta \gamma (1 + 1/\beta)}$$

$$f_T = \frac{1}{L} \frac{1.35}{1 + 2.8 \cdot 10^4 L / V_{GST}}$$


L in cm
 f_T in MHz

GBW is not determined by C_L , only by f_T

f_T is determined by L (and V_{GST}) !!!

If $V_{GST} = 0.2$ V, v_{sat} takes over for $L < 65$ nm (If 0.5 V for $L < 0.15$ μ m)

Maximum GBW versus channel length L



$$V_{GS} - V_T \approx 0.2 \text{ V}$$

$$\alpha \approx 2$$

$$\beta \approx 3$$

$$\gamma \approx 2$$

or 16 x

$$GBW \approx \frac{f_{T6}}{16}$$

Design optimization for high speed Miller OTA

- Choose α β γ
- Find minimum f_{T6} for specified GBW
- Choose maximum channel length L_6 (max. gain)
for a chosen $V_{GS6}-V_T$
- W_6 is calculated from C_L ,
and determines I_{DS6}
- C_c is calculated from C_L through α
- g_{m1} and I_{DS1} are calculated from C_c
- Noise is determined by g_{m1} or C_c

Design Ex. for GBW = 0.4 GHz & CL = 5 pF

- Choose $\alpha \beta \gamma$ $2 \ 3 \ 2$
- Minimum f_{T6} for GBW = 0.4 GHz $f_{T6} = 6.4 \text{ GHz}$
- Maximum channel length L_6 $L_6 = 0.5 \text{ } \mu\text{m}$
for a chosen $V_{GS6} - V_T = 0.2 \text{ V}$
- L_6 is taken to be the minimum L
- W_6 is calculated from C_L , $W_6 = 417 \text{ } \mu\text{m}$
and determines I_{DS6} ($K'_n = 70 \text{ } \mu\text{A/V}^2$) $I_{DS6} = 2.3 \text{ mA}$
and determines C_{n1} ($k = 2 \text{ fF/} \mu\text{m}$) $C_{n1} = 0.83 \text{ pF}$
- C_c is calculated from C_L through α $C_c = 2.5 \text{ pF}$
- g_{m1} and I_{DS1} are calculated from C_c $I_{DS1} = 0.63 \text{ mA}$

Optimum design Miller for low speed OTA

$$\text{GBW} = \frac{f_{T6}}{\alpha \beta \gamma (1 + 1/\beta)}$$

$$\frac{f_L}{f_{TH}} = \sqrt{i} (1 - e^{-\sqrt{i}}) \approx i \text{ for small } i$$

$$f_{TH} = \frac{2 \mu kT/q}{2\pi L^2}$$

GBW is not determined by C_L , only by f_T

f_T is determined by L and i !!!

Design optimization for low speed Miller OTA

- Choose α β γ
- Find minimum f_{T6} for specified GBW
- Choose channel length L_6 (max. gain), which gives f_{TH6}
- Calculate i_6
- W_6 is calculated from C_L ,
and determines I_{DST6} and I_{DS6}
- C_c is calculated from C_L through α
- g_{m1} and I_{DS1} are calculated from C_c
- Noise is determined by g_{m1} or C_c

Design Ex. for GBW = 1 MHz & CL = 5 pF

- Choose $\alpha \beta \gamma$ $2 \ 3 \ 2$
- Minimum f_{T6} for GBW = 1 MHz $f_{T6} = 16 \text{ MHz}$
- Maximum channel length L_6 $L_6 = 0.5 \ \mu\text{m}$
 gives f_{TH6} $f_{TH6} = 2 \text{ GHz}$
- Inversion coefficient i is $i = 0.008$
- W_6 is calculated from C_L , $W_6 = 417 \ \mu\text{m}$
 and determines I_{DST6} ($K'_n = 70 \ \mu\text{A/V}^2$) $I_{DST6} = 0.33 \text{ mA}$
 and determines I_{DS6} $I_{DS6} = 2.7 \ \mu\text{A}$
 and determines C_{n1} ($k = 2 \text{ fF}/\mu\text{m}$) $C_{n1} = 0.83 \text{ pF}$
- C_c is calculated from C_L through α $C_c = 2.5 \text{ pF}$
- g_{m1} and I_{DS1} are calculated from C_c $I_{DS1} = 1.6 \ \mu\text{A}$

Table of contents

- **Design of Single-stage OTA**
- **Design of Miller CMOS OTA**
- **Design for GBW and Phase Margin**
- **Other : SR, Output Impedance, Noise, ...**

Miller CMOS OTA: Specifications 1

1. Introductory analysis

1.1 DC currents and voltages on all nodes

1.2 Small-signal parameters of all transistors

2. DC analysis

2.1 Common-mode input voltage range vs supply Voltage

2.2 Output voltage range vs supply Voltage

2.3 Maximum output current (sink and source)

Miller CMOS OTA: Specifications 2

3. AC and transient analysis

3.1 AC resistance and capacitance on all nodes

3.2 **Gain** versus frequency : GBW, ...

3.3 **Gainbandwidth** versus biasing current

3.4 Slew rate versus load capacitance

3.5 Output voltage range versus frequency

3.6 Settling time

3.7 **Input** impedance vs frequency (open & closed loop)

3.8 **Output** impedance vs frequency (open & closed loop)

Miller CMOS OTA: Specifications 3

4. Specifications related to offset and noise

4.1 **Offset** voltage versus common-mode input Voltage

4.2 CMRR versus frequency

4.3 Input bias current and offset

4.4 Equivalent input **noise** voltage versus frequency

4.5 Equivalent input noise current versus frequency

4.6 Noise optimization for capacitive/inductive sources

4.7 **PSRR** versus frequency

4.8 **Distortion**

Miller CMOS OTA: Specifications 4

5. Other second-order effects

5.1 Stability for inductive loads

5.2 **Switching** the biasing transistors


5.3 Switching or ramping the supply voltages

5.4 Different supply voltages, temperatures, ...

M C O : Other specifications

- o Common-mode input voltage range**
- o Output voltage range**
- o Slew Rate**
- o Output impedance**
- o Noise**

Miller CMOS OTA




GBW = 1 MHz

$C_L = 10 \text{ pF}$


$$R_L = 10 \text{ k}\Omega$$
$$g_{m1} = 7.5 \mu S$$
$$I_{DS1} = 1 \mu A$$
$$g_{o24} = 0.03 \mu S$$
$$g_{m6} = 246 \mu S$$
$$I_{DS6} = 25 \mu A$$

$C_c = 1 \text{ pF}$


Miller CMOS OTA : CM Input Voltage Range



Miller CMOS OTA : Output Voltage Range



Miller CMOS OTA : Slew Rate - 1



Switch input :


$$v_+ > 1$$

$$v_i > 0$$


$$\mathbf{SR} = \frac{\Delta \mathbf{V_{OUT}}}{\Delta \mathbf{t}}$$

$$SR = \frac{I_{B1}}{C_c}$$

Miller CMOS OTA : Slew Rate - 2



Miller CMOS OTA : Slew Rate - 3



Design for GBW or SR ?

$$\frac{\text{SR}}{\text{GBW}} = 4\pi \frac{I_{\text{DS1}}}{g_{\text{m1}}}$$

$$\frac{I_{\text{DS1}}}{g_{\text{m1}}} = \frac{V_{\text{GS1}} - V_{\text{T}}}{2} \approx 0.1 \dots 0.3 \text{ V for MOST (si)}$$

x10


$$\frac{I_{\text{DS1}}}{g_{\text{m1}}} = \frac{nkT}{q} \approx 30 \dots 50 \text{ mV for MOST (wi)}$$

$$\frac{I_{\text{CE1}}}{g_{\text{m1}}} = \frac{kT}{q} \approx 26 \text{ mV for Bipolar trans.}$$

$$\frac{I_{\text{CE1}}}{g_{\text{m1}}} = (1 + g_{\text{m1}} R_{\text{E}}) \frac{kT}{q} \approx \dots 0.5 \text{ V with } R_{\text{E}}$$


Solomon, JSSC Dec 74, 314-332 □

High SR by g_m reduction



Ref. Schmook, JSSC Dec.75, 407-411

External vs internal Slew Rate




$$SR_{int} = \frac{I_B}{C_c}$$

$$SR_{ext} = \frac{I_{DS5}}{C_L} \text{ is larger !}$$

$$\frac{g_{m6}}{g_{m1}} = 4 \frac{C_L}{C_c} = \frac{I_{DS5}}{I_{DS1}}$$

$$\frac{I_{DS5}}{C_L} \approx 2 \frac{2I_{DS1}}{C_c}$$

Slew Rate and settling




$$t_{TOT} = t_{Slew} + t_{0.1}$$

$$t_{Slew} = \frac{V_{OUT}}{SR}$$


$$t_{0.1} = \frac{7}{2\pi BW}$$

$$\ln(1000) \approx 7$$


Miller CMOS OTA Output Impedance



Miller CMOS OTA : Output impedance Z_{OUT}




Miller CMOS OTA : Noise density 1




$$\overline{dv_{in1}^2} \approx 4kT \frac{4/3}{g_{m1}} df$$

$$\overline{dv_{in2}^2} \approx 4kT \frac{2/3}{g_{m6}} df$$

Miller CMOS OTA : Noise density 2



Miller CMOS OTA : Integrated Noise



$$\overline{v_{\text{nieq}}^2} = \int_0^{\infty} \frac{\overline{dv_{\text{nieq}}^2}}{1 + (f/\text{GBW})^2}$$


$$\int_0^{\infty} \frac{dx}{1 + x^2} = \frac{\pi}{2}$$

$$\overline{v_{\text{nieq}}^2} = 4kT \frac{4/3}{g_{m1}} \text{GBW} \frac{\pi}{2}$$

$$\overline{v_{\text{nieq}}^2} = \frac{4}{3} \frac{kT}{C_c}$$

$$C_c = 1\text{pF} \quad v_{R_s} = 74 \mu\text{V}_{\text{RMS}}$$

Noise density vs integrated noise




$$\overline{dv_{ni}^2} = 4kT \frac{4/3}{g_m} df$$

$$\overline{v_{ni}^2} = \int_0^\infty \frac{\overline{dv_{ni}^2}}{1 + (f/BW)^2} = \frac{4kT}{3C_c}$$

Noise density (V^2/Hz) $\sim 1/g_m$ (or R_S)

Integrated noise (V_{RMS}) $\sim 1/C_c$

CMOS Miller OTA layout



GBW = 1 MHz

$C_L = 10 \text{ pF}$

SR = 2.2 V/ μ s

$V_{DD} = 5 \text{ V}$

$I_{TOT} = 27 \text{ }\mu\text{A}$

370 MHzpF/mA

Miller CMOS OTA : Exercise

GBW = 50 MHz for $C_L = 2$ pF : use min. I_{DS6} !

Techno: $L_{min} = 0.5 \mu\text{m}$; $K'_n = 50 \mu\text{A/V}^2$ & $K'_p = 25 \mu\text{A/V}^2$

$C_{GS} = kW$ ($= C_{ox}WL$) and $k = 2$ fF/ μm

$$V_{GS} - V_T = 0.2 \text{ V}$$

Find

$$g_{m6} \quad I_{DS6} \quad W_6 \quad C_{n1} = C_{GS6} \quad C_c \quad g_{m1} \quad I_{DS1} \quad \overline{dv_{ineq}}^2 \quad v_{inRMS}$$

Conclusion : Table of contents

- **Design of Single-stage OTA**
- **Design of Miller CMOS OTA**
- **Design for GBW and Phase Margin**
- **Other specs: Input range, output range, SR, ...**