




CMOS模拟集成电路设计

第四章：失调与CMRR

胡远奇


©2020

>>> 失调(Offset)的定义





- 失调电压 V_{OS} ：使输出电压为零时的两端输入电压之差
 - 可以加在任意一端

失调(Offset)的影响





失调(Offset)的影响



n-bit Flash-ADC with offset

Ref: Pelgrom, IEDM 1998, pp.789.




失调与CMRR

- 随机性失调和 CMRR_R
- 系统性失调和 CMRR_S
- 设计守则

>>> 随机失调：阈值电压的失配

$$I_{DS} = K' W/L (V_{GS} - V_T)^2$$



$$\sigma_{\Delta V_T} = \frac{A_{V_T}}{\sqrt{WL}}$$

$$A_{V_T} \sim t_{ox} \sqrt[4]{N_B}$$

氧化层厚度 & 衬底参杂浓度

$$A_{V_T} \approx 5 \text{ mV } \mu\text{m}$$


for 0.25 μm nMOST

+50 % for pMOST

□ 估算0.25 μm 工艺下、尺寸为16 μm /1 μm 的PMOS差分对由阈值电压失配造成的最大失调电压？（要求99.5%良率）



阈值电压失配的标准差



$$\sigma_{\Delta VT} = \frac{A_{VT}}{\sqrt{WL}}$$

版图方式有
一定的作用,
但是尺寸才
是决定性的


$$1/\sqrt{WL}$$

$$1/\mu\text{m}$$

尺寸




阈值电压失配的系数 A_{VT}



- 某工厂55nm工艺的 $A_{VT}=2.05e-9$

随机失调：工艺与尺寸的失配

$$I_{DS} = K' W/L (V_{GS} - V_T)^2$$


$$\frac{\Delta K'}{\overline{K'}} = \frac{A_{K'}}{\sqrt{WL}}$$

$$A_{K'} \approx 0.0056 \text{ } \mu\text{m}$$

+50 % for pMOST

- 参数 K' 造成的变化相对较小


$$\frac{\Delta W/L}{\overline{W/L}} = A_{WL} \sqrt{\frac{1}{W^2} + \frac{1}{L^2}}$$

$$A_{WL} \approx 0.02 \text{ mV } \mu\text{m}$$

+50 % for pMOST

- A_{WL} 与工艺的相关性不强



NMOS的失配参数


Techno L (μm) t_{ox} (nm)	2.5 50	1.2 25	0.7 15	0.5 11	0.35 8	0.25 6
A_{VT} (mV μm)	30	21	13	7.1	6	\Rightarrow 3
A_{WL} (% μm)	2.5	1.8	2.5	1.3	2	\Rightarrow 1.8

A_{WL} 的单位是 μm ，可以听过设计尺寸或偏置电压减小其影响

A_{VT} 的单位是 $\text{mV} \cdot \mu\text{m}$ ，只能通过设计尺寸减小其影响




差分对中的随机失调





差分对中的随机失调



$$V_{od} = \Delta R_L \frac{I_B}{2}$$

$$V_{os} = \frac{V_{od}}{g_m R_L}$$


$$V_{os} = \frac{\Delta R_L}{R_L} \frac{I_B}{2g_m}$$

$$V_{os} = \frac{\Delta R_L}{R_L} \frac{V_{GS} - V_T}{2}$$

• 需要减小
 $V_{GS} - V_T$




差分对中的随机失调



$$I_{DS} = K' W/L (V_{GS} - V_T)^2$$



差分对中的随机失调



$$I_{DS} = K' W/L (V_{GS} - V_T)^2$$


差分对应尽可能的

$$V_{GS} - V_T \quad \downarrow$$

$$V_{OS} = \Delta V_T + \frac{V_{GS} - V_T}{2} \left(\frac{\Delta R_L}{R_L} + \frac{\Delta K'}{K'} + \frac{\Delta W/L}{W/L} \right)$$




电流镜中的随机失调





电流镜中的随机失调



$$\frac{\Delta I_{out}}{I_{out}} =$$


- A_{WL} 是主要失配源

$$\frac{\Delta V_T}{(V_{GS} - V_T)/2} + \frac{\Delta K'}{K'} + \frac{\Delta W/L}{W/L}$$


电流镜应尽可能的

$$V_{GS} - V_T \uparrow$$

电流镜中的其他失调因素



$\Delta K' \Delta W/L \Delta V_T$



$\Delta K' \Delta W/L \Delta V_T R_S$



输出电流的失配

$$I_{DS} = K' W/L (V_{GS} - V_T)^2$$



$$I_{DS} = \frac{\beta}{2} (V_{GS} - V_T)^2$$

定义：总的电流失配由 β 失配和 V_T 失配造成

$$\frac{\Delta I_{DS}}{I_{DS}} =$$

$$\sigma^2 \left(\frac{\Delta I_{DS}}{I_{DS}} \right) =$$



输出电流的失配

$$I_{DS} = K' W/L (V_{GS} - V_T)^2$$



$$I_{DS} = \frac{\beta}{2} (V_{GS} - V_T)^2$$

定义：总的电流失配由 β 失配和 V_T 失配造成



$$\frac{\Delta I_{DS}}{I_{DS}} = \frac{\Delta \beta}{\beta} - \Delta V_T \frac{2}{V_{GS} - V_T}$$

$$\sigma^2 \left(\frac{\Delta I_{DS}}{I_{DS}} \right) = \sigma^2 \left(\frac{\Delta \beta}{\beta} \right) + \sigma^2 (\Delta V_T) \frac{4}{(V_{GS} - V_T)^2}$$



输出电流的失配

$$\sigma^2 \left(\frac{\Delta I_{DS}}{I_{DS}} \right) = \sigma^2 \left(\frac{\Delta \beta}{\beta} \right) + \sigma^2 (\Delta V_T) \underbrace{\frac{4}{(V_{GS} - V_T)^2}}_{\text{in si}} \quad \text{or} \quad \underbrace{\frac{1}{(nkT/q)^2}}_{\text{in wi}}$$




- 弱反型区中, V_T 失配占主要因素; 强反型区中, β 失配占主要因素, 其中主要又是W/L的失配为主



共模抑制比

- 差分对的另一随机指标：共模抑制比 (Common Mode Rejection Ration)



共模增益:

差模输出 V_{od} / 共模输入 V_{inc}

$$A_{dc} = \left. \frac{V_{od}}{V_{ic}} \right|_{V_{id} = 0} \approx 0$$

共模抑制比:

差模增益/共模增益


$$CMRR = \frac{A_{dd}}{A_{dc}} \approx \infty$$



共模抑制比

- 差分对的另一随机指标：共模抑制比 (Common Mode Rejection Ration)

• 负载不对称



→ $A_{dc} = \frac{V_{od}}{V_{ic}} \Big|_{V_{id} = 0} \neq 0$

>>> 共模抑制比


- 差分对的另一随机指标：共模抑制比 (Common Mode Rejection Ration)

• 负载不对称

→ $A_{dc} = \frac{V_{od}}{V_{ic}} \Big|_{V_{id}=0} \neq 0$

共模偏置电流： $I_B = V_{INC}/R_B$

差模输出： $V_{od} = \Delta R_L \cdot I_B / 2$



$$A_{dc} = \frac{\Delta R_L}{2 R_B}$$

$$CMRR = \frac{2 g_m R_B}{\Delta R_L / R_L}$$




共模抑制比

- 差分对的另一随机指标：共模抑制比 (Common Mode Rejection Ration)

- 负载不对称

- 差分对失调



$$CMRR = \frac{2g_m R_B}{\frac{\Delta R_L}{R_L}}$$



$$CMRR = \frac{2g_m R_B}{\frac{\Delta R_L}{R_L} + \frac{2V_{os}}{V_{GS} - V_T}}$$



随机失调与CMRR的关系

$$CMRR = \frac{2g_m R_B}{\frac{\Delta R_L}{R_L} + \frac{2V_{OS}}{V_{GS} - V_T}}$$

$$\rightarrow V_{OS} \cdot CMRR = V_{OS} \cdot \frac{2g_m R_B}{\frac{\Delta R_L}{R_L} + \frac{2V_{OS}}{V_{GS} - V_T}}$$

$$\rightarrow V_{OS} \cdot CMRR \approx (V_{GS} - V_T)g_m R_B$$

$$\rightarrow V_{OS} \cdot CMRR \approx V_E L_B$$

减小失调就是提高CMRR

随机失调与CMRR的关系

$$V_{OSr} \text{ CMRR}_r \approx V_{E_L B} \approx 10 \text{ V} \quad (\sim L_B)$$

$$10 \text{ mV} \quad 60 \text{ dB} \approx 10 \text{ V} \quad \text{as for MOSTs}$$

$$1 \text{ mV} \quad 80 \text{ dB} \approx 10 \text{ V} \quad \text{as for Bipolar transistors}$$

$$10 \text{ } \mu\text{V} \quad 120 \text{ dB} \approx 10 \text{ V} \quad \begin{array}{l} \text{with trimming : with laser} \\ \text{with Zener zap} \\ \text{with fusible links} \end{array}$$

Low offset = High CMRR




失调与CMRR


- 随机性失调和 CMRR_R
- **系统性失调和 CMRR_S**
- 设计守则



电流镜中的系统失调




$$I_{out} \neq I_{in}$$



$$\frac{\Delta i_{out}}{i_{out}} = \frac{V_{DS2} - V_{DS1}}{V_{E}L_2}$$

>>> 差分运放中的系统性CMRR

- 不考虑任何随机性失调的情况下:



$$V_{OUT} = V_{GS3}$$

$$\Delta V_{GS3} = \frac{1}{2} \Delta I_B / g_{m3}$$



$$A_{dc} = \frac{1}{2 g_{m3} R_B}$$



$$A_{dd} = g_{m1} \cdot (r_{o2} || r_{o4})$$

$$CMRR = 2 g_{m1} g_{m3} R_B \cdot (r_{o2} || r_{o4})$$

$$CMRR = 2g_{m1}g_{m3}R_B \cdot (r_{o2} || r_{o4})$$

$$CMRR = \frac{2 \cdot 30\mu \cdot 29.8\mu \cdot 1M}{414n + 105n} = 3445$$







$CMRR = 3545$


>>> 差分运放中的总CMRR

$$\frac{1}{\text{CMRR}} = \frac{1}{\text{CMRR}_r} + \frac{1}{\text{CMRR}_s}$$






两级运放中的失调现象





两级运放中的失调现象



$$A_{v1} = g_{m1} r_{o2} // r_{o4}$$

$$v_{OS} = \frac{\Delta V_{DS1}}{A_{v1}} +$$


$$\Delta V_{T1} + \frac{g_{m3}}{g_{m1}} \Delta V_{T3}^* +$$

$$+ \frac{V_{GS1} - V_T}{2} S$$

$$S = \frac{\Delta K'_n}{K'_n} + \frac{\Delta K'_p}{K'_p} + \frac{\Delta W/L_1}{W/L_1} + \frac{\Delta W/L_3}{W/L_3}$$




CMRR的频率特性





CMRR的频率特性





失调与CMRR

- 随机性失调和 CMRR_R
- 系统性失调和 CMRR_S
- **设计守则**




设计守则

- 相同的特性
- 相同的温度
- 增大尺寸
- 减小间距
- 同样的方向
- 同样的长宽比
- 中心对称
- Dummy




相同的温度





电阻的版图



Source/drain
diffusion
resistor
in CMOS

Ref.: Laker, Sansen :
Design of analog ...,
MacGrawHill 1994
Table 2-6




电阻的实现方式及对比


Process	Type	$\rho \square$ Ω/\square	absolute accuracy percent	temperature coefficient percent/ $^{\circ}\text{C}$	voltage coefficient percent/V	breakdown voltage V
CMOS	S/D diffusion	20-50	20	0.2	0.5	20
	well	2.5k	10	0.3	1	20
	poly gate	50	20	0.2	0.05	40
	poly resistance	1.5k	1	0.05	0.02	20
	aluminum	50m	20	0.01	0.02	90



电容的版图



Poly to S/D capacitor



Poly to poly capacitor

$$C_{\text{par}} \approx \frac{1}{6 \dots 15} C_{\text{pp}}$$




电容的实现方式及对比

Process	Type	C Nf/cm ²	absolute accuracy percent	temperature coefficient percent/°C	voltage coefficient percent/V	breakdown voltage V
CMOS	C _{ox} (50nm)	70	5	0.002	0.005	40
	C _{m,poly}	12	10	0.002	0.005	40
	C _{poly,poly}	56	2	0.002	0.005	40
	C _{poly,substrate}	6.5	10	0.01	0.05	20
	C _{m,substrate}	5.2	10	0.01	0.05	20
	C _{poly,substrate}	6.5	10	0.01	0.05	20


Ref.:Laker,Sanse:
Design of analog...,
MacGrawHill 1994
Table 2-7




差分对的匹配



Bad



Better




Better




同样的长宽比

Current mirror 4:4:2:1:2 with end dummies.






中心对称的版图



- Metal
- ▨ Poly
- Active area
- ⊗ Contact




Less sensitive
to global variations :
Oxide thickness
Substrate doping level

.....



中心对称的版图



Ratio:

1

2

4

8

16



设计思路总结

1. 与噪声的设计一样，差分对需要 V_{GST} 尽量小，而电流镜则需要 V_{GST} 尽量大
2. 失调的优化与CMRR的优化相同，超高的CMRR往往需要后期的Calibration.
3. 在版图中选择合适的被动器件，以及优秀的版图技巧都能改善失调的现象。

课后作业

- 对一偏置电流为 $100\mu\text{A}$ 的五管OTA，共模电压为 0.9V ，设计晶体管的尺寸，
 1. 使其在单位增益负反馈时系统性失调小于 0.1mV ；
 2. 使其随机性失调的标准差 (std) 小于 1mV ；
 3. 使其共模抑制比大于 50dB 。

