

Coupling effects in Mixed analog-digital ICs



Willy Sansen


KULeuven, ESAT-MICAS

Leuven, Belgium


willy.sansen@esat.kuleuven.be



Switching Noise




Output without logic switching



Output with logic switching

Noise coupling through the substrate



Outline

- **Circuit noise generation**

- **Circuit noise coupling**

 - **Power supply pinning**


 - **Substrate coupling**

 - **Circuit placement**

- **Rejection of circuit noise**



 - **PSRR**

Circuit Noise Generation



$$I(t) \approx \underbrace{\frac{K}{4} (V_{DD} - V_{SS} - 2|V_T|)^2}_{I_{\max}} \left(1 - \frac{2|t|}{\tau}\right)$$


Class AB Input structures




Over 50 x

Halonen, CICC

Current Mode Logic





Current Mode Logic



ECL alike CMOS Logic

Allstot, CICC



Symmetrical OTA's



Outline

- **Circuit noise generation**
- **Circuit noise coupling**
 - **Power supply pinning**
 - **Substrate coupling**
 - **Circuit placement**
- **Rejection of circuit noise**
 - **PSRR**

Power Supply Pinning



40 Pin Plastic:

1,2: 15 nH

10,11: 4.4nH


40 Pin Plastic:

1,2: **21 nH**


10,11: 9.0nH

$$\frac{\Delta I}{\Delta t} \approx \frac{10 - 20mA}{1 - 2nsec} \Rightarrow \Delta V > \underline{500mV}$$


Supply line bounce (1)





Supply line bounce (2)




Pinning Strategy



Best but # pins....




Supply routing for mixed-signal IC



Clean analog ground


Ref. Nauta, ACD, Huijsing et al, Kluwer 1999, p.165

Model of parasitics of chip in package



Ref. Verghese, ACD, Huijsing etal, Kluwer 1999, p.246

Pin connections to A & D



Rules for pin connections


- The analog and the digital power supply are separated
- The analog ground and the power supply are connected to the outside world with multiple bondwires
- The respective power supplies' bondpads are placed closely to each other to prevent ground loops
- Integrated decoupling capacitors are provided for both the analog and the digital power supplies
- All biasing voltages are internally decoupled to the correct power supply
- The optical input is differential with a dedicated ground bondwire
- The input bondwire is far from the noisy output and power supplies
- A large substrate contact provides a good connection with the heavily doped bulk
- All analog transistors are closely surrounded by substrate contacts that are biased with the analog ground
- All digital transistors are closely surrounded by a guard-ring that is biased with a dedicated clean voltage
- The analog and the digital circuits are separated by a distance that corresponds to approximately 4 times the epi-layer thickness
- A supplemental guard-ring biased with a dedicated voltage is provided between the analog and the digital subcircuits.

Noise reduction techniques


- **At noise sources side**
 - **Reduce substrate noise generated by the cells, Switching activity reduction techniques**
 - **Switching activity spreading techniques**
- **At noise receiver part**
 - **Design techniques (fully differential design, etc ...)**
 - **Layout techniques (fully differential implem. ...)**
 - **Separate, and multiple, supply bonding pads**
 - **Guard ring close to the transistors**
 - **Buried layers under the transistors**
 - **On chip decoupling capacitances**




On-chip decoupling



Resonant frequency decoupling



Tune LC circuit
on the clock
frequency !




$$f_r = \frac{1}{2\pi\sqrt{LC}}$$


Outline

- **Circuit noise generation**
- **Circuit noise coupling**
 - **Power supply pinning**
 - **Substrate coupling**
 - **Circuit placement**
- **Rejection of circuit noise**
 - **PSRR**

Substrate Type Influence



Heavily doped substrate
with epi – layer
Distance between
p+ islands >
4 x epilayer thickness
 \Rightarrow coupling independent
of distance




Lightly doped substrate
(high resistivity)

Substrate Coupling

Analog

Digital



$$V_{out} \approx \frac{r_1 r_2}{R} I_{in}$$


$r_1 \downarrow$: Analog Substrate contact

$r_2 \downarrow$: Digital Substr. cont.

$R \uparrow$: distance \uparrow

Ref.Su , JSSC April 1993, pp.420-430


Distance ?



Substrate


Distance \approx
4 x Epi-thickness

Low-n well breaks the surface channel




Ref.Clement , ACD Kluwer 1999, p.189; @Simplex

Separate Bondpads




Process parameters for low coupling



Ref.Clement , ACD Kluwer 1999, p.189; @Simplex


Different Bondpads for Guard Rings



(a)





P+ bulk is single node



(b)



Coupling on SOI substrates




$$C_c \approx \frac{\epsilon_{ox} A_1 A_2}{2 \pi D^3}$$

UCL, 1999

Outline

- **Circuit noise generation**
- **Circuit noise coupling**
 - **Power supply pinning**
 - **Substrate coupling**
 - **Circuit placement**
- **Rejection of circuit noise**
 - **PSRR**


Switching noise measurements : model



Vertical and
Lateral resistances

Highly doped substr.



SPICE substrate model



Lowly doped substr.

Van Heijningen,etal. JSSC July 2000, pp.1002-1008

Switching noise measurements: preamplifier




Input = Substrate
3V, 32 mA
GBW \approx 500 MHz

Low CMRR
because substrate effects

Van Heijningen,etal. JSSC July 2000, pp.1002-1008


Switching noise measurements: coupling data



**Caused by
7-stage
Ringoscillator :
800 MHz**


Van Heijningen,etal. JSSC July 2000, pp.1002-1008

Switching noise measurements: bonding




Van Heijningen, et al. JSSC July 2000, pp.1002-1008

Generation of substrate noise in SoC



Badaroglu, etal. JSSC July 2003, pp.1250-1260

Substrate model





Mitra, JSSC March 1995, pp.269-278


Placement : iso-noise curves

Expt.	Constraint (V)	Normalized		Time (min)
		Area	WireLength	
1	-	1	1	4
2	$V_n(A) \leq 0.6$	1	2.33	139
3	$V_n(A) \leq 0.1$	1.1	1.166	200

Noise $V_n(A) \equiv 0.5 V$



Noise $V_n(A) \equiv 0.0 V$




Mitra, JSSC March 1995, pp.269-278


Outline

- **Circuit noise generation**
- **Circuit noise coupling**
 - **Power supply pinning**
 - **Substrate coupling**
 - **Circuit placement**
- **Rejection of circuit noise**
 - **PSRR**

PSRR : definitions



Example of PSRR



LF


$$\frac{i_{out}}{V_{DD}} \approx g_o \quad [g_o \ll g_m]$$

HF


$$\frac{i_{out}}{V_{DD}} \approx C_p s \quad [C_p < C_{GS}]$$

$$[1/g_m < C_{GS} s]$$

PSRR_{DD} of Simple CMOS OTA - 1




PSRR_{DD} of Simple CMOS OTA - 2




$$PSRR_{DD}|_{GBW} = \frac{C_L}{C_{n4} + C_{n5DD}}$$

PSRR_{SS} of Simple CMOS OTA - 3




Miller CMOS OTA - PSRR_{DD}




$$\text{PSRR}_{DD} = \frac{g_{m1}}{g_{o7}} \frac{g_{m1}}{\Delta g_{m1}}$$


Miller CMOS OTA - PSRR_{DD}




Miller CMOS OTA - PSRR_{SS}




Miller CMOS OTA - PSRR_{SS}



Improving the Miller CMOS OTA



Improving the Miller CMOS OTA




$$\left. \frac{\text{PSRR}_{SS}}{\text{GBW}} \right| =$$

$$\frac{C_c}{C_p^*} \approx 20 \text{ dB}$$

$$C_p^* = C_p + C_{n2SS}$$


Miller CMOS OTA - PSRR_{SS}







$$\text{PSRR}_{\text{SS}} \Big|_{\text{GBW}} = \frac{C_c}{C_1 + C_2}$$

$$C_1 = C_{\text{DG12}} \quad C_2 = C_{\text{DG10}} + C_{\text{DB10}} + C_{\text{DB8}}$$

Symmetrical CMOS OTA - PSRR_{SS}





Differential- versus Single-Ended circuits



Makie-Fukuda, JSSC, Febr.95, 87-92

Differential vs Single-Ended data



Conclusions

- **Reduce circuit noise generation**
 - **Use linear circuits**
 - **Current mode logic**
 - **Avoid class AB amplifiers**
- **Reduce substrate coupling**
 - **Use different power supplies for A, D, G and S**
 - **Reduce drain areas**
 - **Guard rings close to A with dedicated pin : high-R substr.**
 - **Buried layers under A : low-R substrate**
 - **Use decoupling capacitances on A**
 - **Create distance : high-R substrate**
- **Improve PSRR by use of differential circuits : matching !!**

Outline

- **Circuit noise generation**
- **Circuit noise coupling**
 - **Power supply pinning**
 - **Substrate coupling**
 - **Circuit placement**
- **Rejection of circuit noise**
 - **PSRR**