

Lecture 22 Single-cycle CPU Control

2020-10-23



Lecturer Yuanqing Cheng
www.cadetlab.cn/~course

TSMC Sees HPC As Next Inflection Point




L22 Single-Cycle CPU Control (1)

Cheng, fall 2020 © BUAA

Review: A Single Cycle Datapath

- We have everything except **control signals**




L22 Single-Cycle CPU Control (2)

Cheng, fall 2020 © BUAA

Recap: Meaning of the Control Signals

- nPC_sel**: “+4” 0 $\Rightarrow PC \leftarrow PC + 4$
“br” 1 $\Rightarrow PC \leftarrow PC + 4 + \{SignExt(Imm16), 00\}$
“n”=next
- Later in lecture: higher-level connection between mux and branch condition




L22 Single-Cycle CPU Control (3)

Cheng, fall 2020 © BUAA

Recap: Meaning of the Control Signals

- ExtOp**: “zero”, “sign”
- ALUsrc**: 0 \Rightarrow regB; 1 \Rightarrow imm
- ALUctr**: “ADD”, “SUB”, “OR”
- MemWr**: 1 \Rightarrow write memory
- MemtoReg**: 0 \Rightarrow ALU; 1 \Rightarrow Mem
- RegDst**: 0 \Rightarrow “rt”; 1 \Rightarrow “rd”
- RegWr**: 1 \Rightarrow write register



L22 Single-Cycle CPU Control (4)

Cheng, fall 2020 © BUAA

RTL: The Add Instruction

31	26	21	16	11	6	0
op	rs	rt	rd	shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

add rd, rs, rt


- MEM[PC]** Fetch the instruction from memory
- R[rd] = R[rs] + R[rt]** The actual operation
- PC = PC + 4** Calculate the next instruction's address

L22 Single-Cycle CPU Control (5)

Cheng, fall 2020 © BUAA

Instruction Fetch Unit at the Beginning of Add


- Fetch the instruction from Instruction memory: **Instruction = MEM[PC]**
- same for all instructions



L22 Single-Cycle CPU Control (6)

Cheng, fall 2020 © BUAA


The Single Cycle Datapath during Add



Instruction Fetch Unit at the End of Add


• PC = PC + 4

• This is the same for all instructions except: Branch and Jump




Single Cycle Datapath during Or Immediate?

• R[rt] = R[rs] OR ZeroExt[Imm16]




Single Cycle Datapath during Or Immediate?

• R[rt] = R[rs] OR ZeroExt[Imm16]




The Single Cycle Datapath during Load?

• R[rt] = Data Memory {R[rs] + SignExt[imm16]}




The Single Cycle Datapath during Load

• R[rt] = Data Memory {R[rs] + SignExt[imm16]}



The Single Cycle Datapath during Store?

- Data Memory $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




L22 Single-Cycle CPU Control (13)

Cheng, fall 2020 © BUAA

The Single Cycle Datapath during Store

- Data Memory $\{R[rs] + \text{SignExt}[imm16]\} = R[rt]$




L22 Single-Cycle CPU Control (14)

Cheng, fall 2020 © BUAA

The Single Cycle Datapath during Branch?

- if $(R[rs] - R[rt]) == 0$ then Zero = 1 ; else Zero = 0




L22 Single-Cycle CPU Control (15)

Cheng, fall 2020 © BUAA

The Single Cycle Datapath during Branch

- if $(R[rs] - R[rt]) == 0$ then Zero = 1 ; else Zero = 0




L22 Single-Cycle CPU Control (16)

Cheng, fall 2020 © BUAA

Instruction Fetch Unit at the End of Branch

- if $(Zero == 1)$ then $PC = PC + 4 + \text{SignExt}[imm16] * 4$; else $PC = PC + 4$




L22 Single-Cycle CPU Control (17)

Cheng, fall 2020 © BUAA

- What is encoding of nPC_sel?
- Direct MUX select?
- Branch inst. / not branch
- Let's pick 2nd option

Q: What logic gate?

Step 4: Given Datapath: RTL → Control



L22 Single-Cycle CPU Control (18)

Cheng, fall 2020 © BUAA

A Summary of the Control Signals (1/2)

inst	Register Transfer
add	$R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{RegB}, ALUctr = \text{"ADD"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$
sub	$R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{RegB}, ALUctr = \text{"SUB"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$
ori	$R[rt] \leftarrow R[rs] \text{ or zero_ext}(\text{Imm16}); \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, \text{ExtOp} = \text{"Z"}, ALUctr = \text{"OR"}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$
lw	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, \text{ExtOp} = \text{"sn"}, ALUctr = \text{"ADD"}, \text{MemtoReg}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$
sw	$\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs]; \quad PC \leftarrow PC + 4$ $ALUSrc = \text{Im}, \text{ExtOp} = \text{"sn"}, ALUctr = \text{"ADD"}, \text{MemWr}, nPC_sel = \text{"+4"}$
beq	$\text{if } (R[rs] == R[rt]) \text{ then } PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) \parallel 00 \text{ else } PC \leftarrow PC + 4$ $nPC_sel = \text{"br"}, ALUctr = \text{"SUB"}$

L22 Single-Cycle CPU Control (19)

Cheng, fall 2020 © BUAA

A Summary of the Control Signals (2/2)

See Appendix A → func
→ op

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x

312621161160

R-type	op	rs	rt	rd	shamt	funct	add, sub
I-type	op	rs	rt	immediate			ori, lw, sw, beq
J-type	op	target address					jump

L22 Single-Cycle CPU Control (28)

Cheng, fall 2020 © BUAA

Boolean Expressions for Controller

$\text{RegDst} = \text{add} + \text{sub}$
 $\text{ALUSrc} = \text{ori} + \text{lw} + \text{sw}$
 $\text{MemtoReg} = \text{lw}$
 $\text{RegWrite} = \text{add} + \text{sub} + \text{ori} + \text{lw}$
 $\text{MemWrite} = \text{sw}$
 $\text{nPCsel} = \text{beq}$
 $\text{Jump} = \text{jump}$
 $\text{ExtOp} = \text{lw} + \text{sw}$
 $\text{ALUctr}[0] = \text{sub} + \text{beq} \text{ (assume ALUctr is 00 ADD, 01: SUB, 10: OR)}$
 $\text{ALUctr}[1] = \text{or}$

where,


$\text{rtype} = \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \sim \text{op}_1 \cdot \sim \text{op}_0$
 $\text{ori} = \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \text{op}_3 \cdot \text{op}_2 \cdot \sim \text{op}_1 \cdot \text{op}_0$
 $\text{lw} = \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0$
 $\text{sw} = \text{op}_5 \cdot \sim \text{op}_4 \cdot \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0$
 $\text{beq} = \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \text{op}_2 \cdot \sim \text{op}_1 \cdot \sim \text{op}_0$
 $\text{jump} = \sim \text{op}_5 \cdot \sim \text{op}_4 \cdot \sim \text{op}_3 \cdot \sim \text{op}_2 \cdot \text{op}_1 \cdot \sim \text{op}_0$

$\text{add} = \text{rtype} \cdot \text{func}_5 \cdot \sim \text{func}_4 \cdot \sim \text{func}_3 \cdot \sim \text{func}_2 \cdot \sim \text{func}_1 \cdot \sim \text{func}_0$
 $\text{sub} = \text{rtype} \cdot \text{func}_5 \cdot \sim \text{func}_4 \cdot \sim \text{func}_3 \cdot \sim \text{func}_2 \cdot \text{func}_1 \cdot \sim \text{func}_0$

L22 Single-Cycle CPU Control (21)

Cheng, fall 2020 © BUAA


Controller Implementation



L22 Single-Cycle CPU Control (22)

Cheng, fall 2020 © BUAA

Peer Instruction



- MemToReg='x' & ALUctr='sub'.
SUB or **BEQ**?
- ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW?
RegDst or **ExtOp**?


- 12
- SR
 - SE
 - BR
 - BE

L22 Single-Cycle CPU Control (23)

Cheng, fall 2020 © BUAA

Summary: Single-cycle Processor

- 5 steps to design a processor
1. Analyze instruction set → datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits




L22 Single-Cycle CPU Control (24)

Cheng, fall 2020 © BUAA

31 26 25 0

• **New PC = { PC[31..28], target address, 00 }**




L22 Single-Cycle CPU Control (26)

Cheng, fall 2020 © BUAA

31 26 25 0

- New PC = { PC[31..28], target address, 00 }




L22 Single-Cycle CPU Control (27)

Cheng, fall 2020 © BUAA

31	26	25	0
----	----	----	---

• New PC = { PC[31..28], target address, 00 }




L22 Single-Cycle CPU Control (28)

Cheng, fall 2020 © BUAA

31	26	25	0
----	----	----	---

- **New PC = { PC[31..28], target address, 00 }**



L22 Single-Cycle CPU Control (29)

Cheng, fall 2020 © BUAA

Query

- Can Zero still get asserted?
- Does nPC_sel need to be 0?
 - If not, what?