




Problems for Pipelining CPUs - Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle - Structural hazards: HW cannot support some combination of instructions (single person to fold and put clothes away) - Control hazards: Pipelining of branches causes later instruction fetches to wait for the result of the branch - Data hazards: Instruction depends on result of prior instruction still in the pipeline (missing sock) - These might result in pipeline stalls or








Structural Hazard #2: Registers

- (2/2) Two different solutions have been used:
 - 1) RegFile access is VERY fast: takes less than half the time of ALU stage
 - · Write to Registers during first half of each clock cycle
 - · Read from Registers during second half of each clock cycle
 - 2) Build RegFile with independent read and write ports
- Result: can perform Read and Write during same clock cycle

Of CHI Darker , Marilaber to Second Resistance V. C.



Control Hazard: Branching (2/9)

- We had put branch decision-making hardware in ALU stage
 - therefore two more instructions after the branch will always be fetched, whether or not the branch is taken
- Desired functionality of a branch
 - if we do not take the branch, don't waste any time and continue executing normally
 - if we take the branch, don't execute any instructions after the branch, just go to the desired label

35 CPU Design : Pipelining to Improve Performance II (

Cheng, fall 2020 © BUA

Control Hazard: Branching (3/9)

- Initial Solution: Stall until decision is
 - insert "no-op" instructions (those that accomplish nothing, just take time) or hold up the fetch of the next instruction (for 2 cycles).
 - Drawback: branches take 3 clock cycles each (assuming comparator is put in ALU stage)

LSS CPU Design: Pipelining to Improve Performance II (1)

Cheng, fall 2020 ©

Control Hazard: Branching (4/9)


- Optimization #1:
 - insert special branch comparator in Stage
 2
 - as soon as instruction is decoded (Opcode identifies it as a branch), immediately make a decision and set the new value of the PC
 - Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
 - Side Note: This means that branches are idle in Stages 3, 4 and 5.


.35 CPU Design : Pipelining to Improve Performance II (1

Cheng, fall 2020 © BUAA

Instr 3
d Instr 4
e

Branch comparator moved to Decode stage.





Control Hazard: Branching (8/9) • Optimization #2: Redefine branches

- Old definition: if we take the branch, none of the instructions after the branch get executed by accident
- New definition: whether or not we take the branch, the single instruction immediately following the branch gets executed (called the branch-delay slot)
- The term "Delayed Branch" means we always execute inst after branch
- This optimization is used with MIPS

L36 CPU Design: Pipelining to Improve Performance II (1

Cheng, fall 2020 © BU

Control Hazard: Branching (9/9)


- Notes on Branch-Delay Slot
 - Worst-Case Scenario: can always put a noop in the branch-delay slot
 - Better Case: can find an instruction preceding the branch which can be placed in the branch-delay slot without affecting flow of the program
 - · re-ordering instructions is a common method of speeding up programs
 - · compiler must be very smart in order to find instructions to do this
 - · usually can find such an instruction at least 50% of the time


1.45 CPU Design : Fipelining to Engroup Parkettenene II (18)


Cheng, fall 2020 © B


Example: Nondelayed vs. Delayed Branch Nondelayed Branch or \$8, \$9,\$10 add \$1,\$2,\$3 sub \$4, \$5,\$6 beq \$1, \$4, Exit or \$8, \$9,\$10 xor \$10, \$1,\$11 Exit: Exit: Exit: Exit: Exit: Exit: Exit: Exit: Change Marked Branch add \$1,\$2,\$3 sub \$4, \$5,\$6 beq \$1,\$4, Exit or \$8,\$9,\$10 xor \$10,\$1,\$11

Data Hazards (1/2) • Consider the following sequence of instructions add \$t0, \$t1, \$t2 sub \$t4, \$t0, \$t3 and \$t5, \$t0, \$t6 or \$t7, \$t0, \$t8 xor \$t9, \$t0, \$t10













Data Hazard: Loads (3/4) Instruction slot after a load is called "load delay slot" If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle. If the compiler puts an unrelated instruction in that slot, then no stall Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more

















```
Superscalar Laundry: Parallel per
                    9 10 11 12
                                      1 2 AM
       3030303030
         同年人
                 (light clothing)
  s
k
                 (dark clothing)
                 (very dirty clothing)
  0
                    (light clothing)
     D
                    (dark clothing)
  d
                    (very dirty clothing)
 More resources, HW to match mix of
  parallel tasks?
```

```
Superscalar Laundry: Mismatch

Mix 6 PM 7 8 9 10 11 12 1 2 AM

Time

a A 5 F (light clothing)

b (light clothing)

c (dark clothing)

c (dark clothing)

e r

D (light clothing)

Task mix underutilizes extra
```

```
Peer Instruction Answer (1/2)

- Assume 1 instr/clock, delayed branch, 5 stage pipeline, forwarding, interlock on unresolved load hazards. 10 3 iterations, so pipeline dullazard so stall)

Loop: 1 lw sto, (1/2)

Loop: 1 lw sto, (1/2)

addu $to, $to, $s2

5 addiu $to, $to, $s2

5 addiu $t, $s1, $s2

5 addiu $s1, $s1, -4

6 bne $s1, $zero, Loop

7 nop (delayed branch so exec. nop)

- How many pipeline stages (clock cycles) per loop iteration to execute this code?

1 2 3 4 5 6 7 8 9 10
```

```
Peer Instruction (2/2) How long to

Rewrite this code to reduce clock cycles

Per loop to as few as possible:

Loop: 1. lw ($t0) 0 ($s1)

2. addiu $s1, $s1, -4

3. addu $t0, $t0) $s2

4. bne $s1, $zero, Loop

5. sw $t0, +4 ($s1)

(modified sw to put past addiu)

- How many pipeline stages (clock cycles) per loop iteration to execute your revised code? (assume pipeline is full)

1 2 3 4 5 6 7 8 9 10
```