Computer Architecture (计算机体系结构)

Lecture 23 – Combinational Logic Blocks




2020-10-12

Lecturer Yuanqing Cheng

www.cadetlab.cn/~course

Review


 Use this table and techniques we learned to transform from 1 to another




Today

- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor

Data Multiplexor (here 2-to-1, n-bit-wide)



N instances of 1-bit-wide mux



$$c = \overline{s}a\overline{b} + \overline{s}ab + s\overline{a}b + sab$$


$$= \overline{s}(a\overline{b} + ab) + s(\overline{a}b + ab)$$

$$= \overline{s}(a(\overline{b} + b)) + s((\overline{a} + a)b)$$

$$= \overline{s}(a(1) + s((1)b))$$


$$= \overline{s}a + sb$$

How do we build a 1-bit-wide mux?




4-to-1 Multiplexor?

How many rows in TT?




$$e = \overline{s_1}\overline{s_0}a + \overline{s_1}s_0b + s_1\overline{s_0}c + s_1s_0d$$

Is there any other way to do it?




Arithmetic and Logic Unit

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR



when S=00, R=A+B when S=01, R=A-B when S=10, R=A AND B when S=11, R=A OR B

Our simple ALU



Adder/Subtracter Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer

Adder/Subtracter – One-bit adder LSB...

	a_3	\mathbf{a}_2	\mathbf{a}_1	a_0
+	b_3	b_2	b_1	b_0
	\mathbf{s}_3	s_2	\mathbf{s}_1	s_0

_	a_0	b_0	s_0	c_1
	0	0	0	0
	0	1	1	0
	1	0	1	0
	1	1	0	1


$$s_0 = c_1 = c_1 = c_1$$


Adder/Subtracter – One-bit adder (1/2)...

a_i	b_i	c_i	s_i	c_{i+1}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s_i = c_{i+1} =$$

Adder/Subtracter – One-bit adder (2/2)...






$$s_i = XOR(a_i, b_i, c_i)$$

 $c_{i+1} = MAJ(a_i, b_i, c_i) = a_i b_i + a_i c_i + b_i c_i$


N 1-bit adders \Rightarrow 1 N-bit adder



What about overflow? Overflow = c_n ?

What about overflow?

Consider a 2-bit signed # & overflow:



Highest adder


- C_1 = Carry-in = C_{in} , C_2 = Carry-out = C_{out}
- No C_{out} or $C_{in} \Rightarrow NO$ overflow!
- What C_{in} , and $C_{out} \Rightarrow NO$ overflow!

- C_{in}, but no C_{out} ⇒ A,B both > 0, overflow!
 C_{out}, but no C_{in} ⇒ A,B both < 0, overflow!

What about overflow?

Consider a 2-bit signed # & overflow:

$$10 = -2$$
 $11 = -1$
 $00 = 0$
 $01 = 1$




- Overflows when...

 - C_{in}, but no C_{out} ⇒ A,B both > 0, overflow!
 C_{out}, but no C_{in} ⇒ A,B both < 0, overflow!

overflow = $c_n \text{ XOR } c_{n-1}$

Extremely Clever Subtractor



Peer Instruction

- 1) Truth table for mux with 4-bits of signals has 2⁴ rows
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl


a) FF b) FT c) TF

d)

Peer Instruction Answer

- 1) Truth table for mux with 4-bits of signals controls 16 inputs, for a total of 20 inputs, so truth table is 2²⁰ rows...FALSE
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl ... TRUE

- 1) Truth table for mux with 4-bits of signals is 24 rows long
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl



"And In conclusion..."

- Use muxes to select among input
 - S input bits selects 2^s inputs
 - Each input can be n-bits wide, indep of S
- Can implement muxes hierarchically
- ALU can be implemented using a mux
 - Coupled with basic block elements
- N-bit adder-subtractor done using N 1bit adders with XOR gates on input
 - XOR serves as conditional inverter