

Lecturer Yuanqing Cheng



Lectu

es II


Brain-I Uses Me

Memristor



ntroller Efficient

erformance



Direct-Mapped Cache

Terminology as unsigned integers.

- Index
 - specifies the cache index (or "row"/block)
- Tag
 - distinguishes betw the addresses that map to the same location
- Offset

specifies which byte within the block we want

tttttttttttt

iiiiiiiiii


0000

check if have L27 Caches COFFECT block index select

byte offset

block

TIO Dan's great cache mnemonic




Caching Terminology

- When reading memory, 3 things can happen:
 - cache hit:
 cache block is valid and contains proper
 address, so read desired word
 - cache miss:
 nothing in cache in appropriate block, so fetch from memory
 - cache miss, block replacement:
 wrong data is in cache at appropriate
 block, so discard it and fetch desired data
 from memory (cache always copy)

Accessing data in a direct mapped cache

- Ex.: 16KB of data, direct-mapped, 4 word blocks
 - Can you work out height, width, area?
- Read 4addresses
 - 1. 0x0000014
 - 2. 0x000001C
 - 3. 0x00000034
 - 1. 0x00008014



0000801C

Accessing data in a direct mapped cache 4 Addresses:

- - 0x0000014, 0x000001C, 0x00000034, 0x00008014
- 4 Addresses divided (for convenience) into Tag, Index, Byte 000000 Telesco 000000 00000001 0100 0000000000000000 000000001 1100 0000000000000000 000000011 0100 0000000000000010 000000001 0100 Index Offset

16 KB Direct Mapped Cache, 16B

• Michigant determines whether anything is stored in that row (when computer initially turned on, all entries invalid)

<u>valia</u>			0 0 1	^ 4 -	0 0 0	
Index		ag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
123456	0					
6	0					
7	0					
1022	0					
1022 1023	0					

1. Read 0x0000014

00000000000000000 000000001 0100
 Tag field Index field Offset

V4	Valid Index Tag		Tag field		ndex field	Offset
Index			0xc-f	d-8x0	0x4-7	0x0-3
0	0					
1	0					
2	0					
3	0					
4	0					
123456	0					
6	0					
7	0					
1022	0					
1023	0					

So we read block 1 (000000001)


• 000000000000000000 000000001 0100 Tag field Index field Offset

Valid		ray ner		HUGA HEIU	Onset	
Index		Tag	0xc-f	d-8x0	0x4-7	0x0-3
0	0					
1	0					
2	0					
23456	0					
4	0					
5	0					
	0					
7	0					
•••						
1022 1023	0					
1023	0					

No valid data

	Tay neig		HUCK HEIU	Oliset
	0xc-f	0 x 8-b	0x4-7	0x0-3
0				
0				
0				
0				
0				
0				
0				
0				

0				
0				
	0 0 0 0 0	Tag 0xc-f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Tag 0xc-f 0x8-b 0	Tag 0xc-f 0x8-b 0x4-7



Read from cache at offset, return word **Valid** 0x8-b $0 \times 4 - 7$ $0 \times 0 - 3$ 0xc-f Index Tag 0 234567 10220 **1023**0

2. Read 0x0000001C = 0...00 0..001

- pφορο000000000000 000000001 1100
Tag field Index field Offset

Index		Гag	0xc-f	d-8x0	0x4-7	0 x 0-3
0	0					
1	1	0	d	C	b	a
2 3	0					
3	0					
4	0					
4 5 6	0					
6	0					
7	0					
1022	n					

10220		
10230		

Index is Valid

0000000000000000 0000000001 1100 Tag field Index field Offset Valid d-8x00x4-70x0-30xc-fIndex Tag 0 1234567 b C 0 0 10220 10230

Index valid, Tag Matches

0000000001 1100 0000000 Index field Offset lag field Valid d-8x00x4-70x0-30xc-f Index Tag 0 1234567 b 0 10220 10230

Index Valid, Tag Matches, return d

V	Valid		ag field	inc	iex field	Offset
Inde			0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	С	b	a
2 3	0					
3	0					
4	0					
5	0					
6	0					
7	0					


3. Read $0x00000034 = 0...00 \ 0..011$

Index	(Tag	0xc-i	a-8xu	UX4-/	U X U-3
0	0					
1	1	0	d	C	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					


...

1022 0		
1023 0		


So read block 3



No valid data



Load that cache block, return word



4. Read 0x00008014 = 0...10 0..001

Index	C Ta	ag	0xc-f	d-8x0	0x4-7	0x0-3
0	0					
1	1 (d	C	b	а
2	0					
3	1 (h	g	f	е
4	0					
5	0					
6	0					
7	0					

...

10220		
10230		

So read Cache Block 1, Data is

- Volid Tag field Offset

Valid						
Index	(Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	0	d	C	b	a
2	0					
23456	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					
•••				•••		
1022	\cap					
1023						


Cache Block 1 Tag does not match (0

	0000	00000000010 000000001 0100			
		0xc-f	0x8-b	0x4-7	0x0-3
0		4		h	
0	<u>U</u>	u	C	<u>U</u>	a
1	0	h	g	f	е
0					
0					
0					
0					
		Tag 0 1 0 0 1 0 0 0 0 0 0 0 0	Tag 0xc-f 0	Tag 0xc-f 0x8-b 0	Tag 0xc-f 0x8-b 0x4-7 1

Miss, so replace block 1 with new data



And return word J



Do an example yourself. What

- Chose from: Cache: Hit, Miss, Miss w. replace a ,b, c, d, e, ..., k, 1
- Read address 0x00000000 ?
 00000000000000000 000000011 0000
- Read address 0x0000001c?

0000000000000000 000000001 1100

Cach V Index	e ali X	id _{Tag}	0xc-f	0x8-b	0x4-7	0 x 0-3
0	0					
1	1	2		K		
	0					
3	1	0	h	g	f	е
4	0					
5	0					
6	0					
7	0					

L27 Caches II (26)

Answers

0x00000030 a hit
 Index = 3, Tag matches,
 Offset = 0, value = e

0x000001c a miss
 Index = 1, Tag
 mismatch, so replace
 from memory,

Offset = 0xc, value = d

Since reads, values
 must = memory
 values
 whether or not
 cached:

Memory Address (hex)Value of Wor				
•••				
0000010	a			
00000014	b			
00000018	C			
0000001C	d			
	•••			
0000030	е			
00000034	f			
0000038	g			
000003C	h			
	<u></u>			
00008010	i			
00008014				
00008018	k			

0000801C

Peer Instruction

- 1) Mem hierarchies were invented before 1950. (UNIVAC I wasn't delivered 'til 1951)
- 2) If you know your computer's cache size, you can often


12

- a) FF
- b) FT
- c) TF
- d) TT

L27 Caches II (28)

Peer Instruction Answer

- 1) "We are...forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding but which is less accessible." von Neumann, 1946
- 2) Certainly! That's call "tuning"
- 1) Mem hierarchies were invented before 1950. (UNIVAC I wasn't delivered 'til 1951)
- 2) If you know your computer's cache size, you can often make your code run faster.



Peer Instruction

- 1. All caches take advantage of spatial locality.
- 2. All caches take

12

a) FF

b) FT

c) TF


d) TT

L27 Caches Carrent and a conf

Peer Instruction Answer

- 1. Til caches tore povantage of spatial ocality.
 - 1. Block size = 1, no spatial!
- 2. All caches take advantage of temporal 2. That's the idea of caches; We'll need it again soon.

- 1. All caches take advantage of spatial locality.
- 2. All caches take



And in Conclusion...

 Mechanism for transparent movement of data among levels of a storage hierarchy

Va	alid Tag	0xc-f	0x8-b	0x4-7	0x0-3
Q	1 0	d	С	b	а
2 3					

L27 Caches II (32)

offs