

Lecturer: Yuanqing Cheng


Computer Architecture (计算机体系结构)

Lecture 25 – Caches I 2020-10-26

Review: Pipelining

- Pipeline challenge is hazards
 - Forwarding helps w/many data hazards
 - Delayed branch helps with control hazard in our 5 stage pipeline
 - □ Data hazards w/Loads → Load Delay Slot
 - Interlock \rightarrow "smart" CPU has HW to detect if conflict with inst following load, if so it stalls
- More aggressive performance (discussed in section next week)
 - Superscalar (parallelism)
 - Out-of-order execution

The Big Picture



L25 Caches I (3) Cheng, fall 2020 © BUAA

Memory Hierarchy

I.e., storage in computer systems


Processor

- holds data in register file (~100 Bytes)
- Registers accessed on nanosecond timescale
- Memory (we'll call "main memory")
 - More capacity than registers (~Gbytes)
 - Access time ~50-100 ns
 - Hundreds of clock cycles per memory access?!
- Disk
 - HUGE capacity (virtually limitless)
- VERY slow: runs ~milliseconds

Motivation: Why We Use Caches

(written \$)


1989 first Intel CPU with cache on chip



Memory Caching

- Mismatch between processor and memory speeds leads us to add a new level: a memory cache
- Implemented with same IC processing technology as the CPU (usually integrated on same chip): faster but more expensive than DRAM memory.
- Cache is a copy of a subset of main memory.
- Most processors have separate caches for instructions and data.

Memory Hierarchy



Size of memory at each level As we move to deeper levels the latency goes up and price per bit

Memory Hierarchy

- If level closer to Processor, it is:
 - Smaller
 - Faster
 - More expensive
 - subset of lower levels (contains most recently used data)
- Lowest Level (usually disk) contains all available data (does it go beyond the disk?)
- Memory Hierarchy presents the processor with the illusion of a very

Memory Hierarchy Analogy: Library

- You're writing a term paper (Processor) at a table in Doe
- Doe Library is equivalent to disk
 - essentially limitless capacity
 - very slow to retrieve a book
- Table is main memory
 - smaller capacity: means you must return book when table fills up
 - easier and faster to find a book there once you've already retrieved it

Memory Hierarchy Analogy: Library

- Open books on table are cache
 - smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book
 - much, much faster to retrieve data
- Illusion created: whole library open on the tabletop
 - Keep as many recently used books open on table as possible since likely to use again
 - Also keep as many books on table as possible, since faster than going to library

Memory Hierarchy Basis


- Cache contains copies of data in memory that are being used.
- Memory contains copies of data on disk that are being used.
- Caches work on the principles of temporal and spatial locality.
 - Temporal Locality: if we use it now, chances are we'll want to use it again soon.
 - Spatial Locality: if we use a piece of memory, chances are we'll use the neighboring pieces soon.


Cache Design

- How do we organize cache?
- Where does each memory address map to?
 - (Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.)
- How do we know which elements are in cache?
- How do we quickly locate them?


Direct-Mapped Cache (1/4)

- In a direct-mapped cache, each memory address is associated with one possible block within the cache
 - Therefore, we only need to look in a single location in the cache for the data if it exists in the cache
 - Block is the unit of transfer between cache and memory





L25 Caches I (15)



Issues with Direct-Mapped

- Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- What if we have a block size > 1 byte?
- Answer: divide memory address into three fields

tag index byte to check to select within correct block

All fields are read as unsigned integers.

Index

 specifies the cache index (which "row"/block of the cache we should look in)


Offset

once we've found correct block, specifies
 which byte within the block we want

- Tag

the remaining bits after offset and index
 are determined; these are used to

TIO great cache mnemonic



Direct-Mapped Cache Example

- Suppose we have a 8B of data in a direct-mapped cache with 2 byte blocks
 - Sound familiar?
- Determine the size of the tag, index and offset fields if we're using a 32bit architecture
- Offset
 - need to specify correct byte within a block
 - block contains 2 bytes

Direct-Mapped Cache Example

- Index: (~index into an "array of blocks")
 - need to specify correct block in cache
 - \Box cache contains 8 B = 2^3 bytes
 - block contains 2 B = 2¹ bytes
 - # blocks/cache
 - bytes/cache
 bytes/block
 - = 2³ bytes/cache 2¹ bytes/block
 - = 2² blocks/cache
 - need 2 bits to specify this many blocks

Direct-Mapped Cache Example

- Tag: use remaining bits as tag
 - tag length = addr length offset index
 - = 32 1 2 bits
 - = 29 bits
 - so tag is leftmost 29 bits of memory address
- Why not full 32 bit address as tag?
 - All bytes within block need same address
 (4b)
- Index must be same for every address within a block, so it's redundant in tag

 L25 Caches I (22) check, thus can leave off to save memory © BUAA

And in Conclusion...

- We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible.
- So we create a memory hierarchy:
 - each successively lower level contains
 "most used" data from next higher level
 - exploits temporal & spatial locality
 - do the common case fast, worry less about the exceptions (design principle of MIPS)
- Locality of reference is a Big Idea