Computer Architecture (计算机体系结构)

Lecture 22 Single-cycle CPU Control



2020-10-23

Lecturer Yuanqing Cheng www.cadetlab.cn/~course

TSMC Sees HPC As Next Inflection Point



Review: A Single Cycle Datapath

 We have Instruction<31:0> everything nPC sel instr except control 16:20 fetch signals clk unit RegDst Imm16 Rd Rt **ALUctr MemtoReg** RegWr Rs Rt zero MemWr 32 busA Ra Rb Rw busW 32 RegFile 32 busB 32 clk 32 WrEn Adr Extender imm₁₆ Data In Data 7 32 16 Memory clk


ExtOp

ALUSrc

Recap: Meaning of the Control Signals

```
    • nPC_sel: "+4" 0 ⇒ PC <- PC + 4</li>
    "br" 1 ⇒ PC <- PC + 4 +</li>
    {SignExt(lm16), 00}
```

 Later in lecture: higher-level connection between mux and branch condition



Recap: Meaning of the Control Signals

"zero", "sign" ExtOp:

ALUsrc: 0 ⇒ regB;

1 ⇒ immed

• ALUctr: "ADD", "SUB", "OR"


MemWr: $1 \Rightarrow$ write memory

MemtoReg: $0 \Rightarrow ALU$; $1 \Rightarrow$


Mem

RegDst: $0 \Rightarrow$ "rt"; $1 \Rightarrow$ "rd"

RegWr: $1 \Rightarrow$ write register



RTL: The Add Instruction



add rd, rs, rt


MEM[PC]

- Fetch the instruction from memory
- •R[rd] = R[rs] + R[rt] The actual operation
- •PC = PC + 4 Calculate the next instruction's address


Instruction Fetch Unit at the Beginning of Add

Fetch the instruction from Instruction memory: Instruction = MEM[PC]

imm16



The Single Cycle Datapath during Add




Instruction Fetch Unit at the End of Add


 $\cdot PC = PC + 4$

This is the same for all instructions except:


Branch and Jump



Single Cycle Datapath during Or Immediate?



Single Cycle Datapath during Or Immediate?




The Single Cycle Datapath during Load?

 31
 26
 21
 16
 0

 op
 rs
 rt
 immediate

R[rt] = Data Memory {R[rs] + SignExt[imm16]}




The Single Cycle Datapath during Load

 31
 26
 21
 16
 0

 op
 rs
 rt
 immediate

R[rt] = Data Memory {R[rs] + SignExt[imm16]}




The Single Cycle Datapath during Store?

 31
 26
 21
 16
 0

 op
 rs
 rt
 immediate

Data Memory {R[rs] + SignExt[imm16]} = R[rt]




The Single Cycle Datapath during Store


 31
 26
 21
 16
 0

 op
 rs
 rt
 immediate


Data Memory {R[rs] + SignExt[imm16]} = R[rt]




The Single Cycle Datapath during Branch?



• if (R[rs] - R[rt] == 0) then Zero = 1; else Zero = 0



The Single Cycle Datapath during Branch




Instruction Fetch Unit at the End of Branch

 31
 26
 21
 16
 0

 op
 rs
 rt
 immediate

• if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else PC = PC + 4____




What is encoding of nPC sel?

Instruction<31:0>

- Direct MUX select?
- Branch inst. / not branch
- Let's pick 2nd option

Q: What logic gate?

Step 4: Given Datapath: RTL → Control



A Summary of the Control Signals (1/2)

```
Register Transfer
inst
add
                                                   PC \leftarrow PC + 4
         R[rd] \leftarrow R[rs] + R[rt];
         ALUSTC = RegB, ALUCTC = "ADD", RegDst = rd, RegWr, nPC_sel = "+4"
sub
                                                   PC \leftarrow PC + 4
         R[rd] \leftarrow R[rs] - R[rt];
         ALUSTC = RegB, ALUCTC = "SUB", RegDst = rd, RegWr, nPC_sel = "+4"
         R[rt] \leftarrow R[rs] + zero_ext(lmm16); PC \leftarrow PC + 4
ori
          ALUSTC = Im, Extop = "Z",ALUCT = "OR", RegDst = rt,RegWr, nPC_sel
="+4"
         R[rt] \leftarrow MEM[R[rs] + sign_ext(lmm16)]; PC \leftarrow PC + 4
lw
          ALUSTO = Im, Extop = "sn", ALUCT = "ADD",
                                                                          MemtoReg,
                                                   nPC sel = "+4"
RegDst = rt, RegWr,
         MEM[R[rs] + sign_ext(lmm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
SW
          ALUSTC = Im, Extop = "sn", ALUCTC = "ADD", MemWr, nPC_sel = "+4"
         if (R[rs] == R[rt]) then PC \leftarrow PC + sign_ext(Imm16)] || 00 else PC \leftarrow PC +
beq
```

L22 Single-Cycle CPU Control (19)


A Summary of the Control Signals (2/2)

		ĺ								
See		func	10 0000	10 0010	We Don't Care :-)					
Appendix A		→ op	00 0000	00 0000	00 110	1 10 001	1 10 1011	00 010	00	0010
			add	sub	ori	lw	sw	beq	ju	mp
	RegDst		1	1	0	0	Х	Х		x
	ALUSrc		0	0	1	1	1	0		x
	MemtoReg RegWrite MemWrite nPCsel Jump ExtOp		0	0	0	1	Х	Х		x
			1	1	1	1	0	0		0
			0	0	0	0	1	0		0
			0	0	0	0	0	1		?
			0	0	0	0	0	0		1
			X	X	0	1	1	Х		x
	ALUctr	<2:0>	Add	Subtrac	Or	Add	Add	Subtrac		(
	31	26	2	1	16	11	6			
R-type op		rs	rt		rd	shamt	fur	nct	add, sub	
I-type op		р	rs	rt		ir	immediate			ori, lw, sw, beq
J-ty	ре о	р	target address							jump


Boolean Expressions for Controller

```
RegDst = add + sub
ALUSrc = ori + lw + sw
MemtoReg = Iw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = lw + sw
ALUctr[0] = sub + beq (assume ALUctris 00 ADD, 01: SUB, 10: OR)
ALUctr[1] = or
where,
                                                                                How do we
rtype = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet \sim op_1 \bullet \sim op_0
ori = \sim op_5 \bullet \sim op_4 \bullet op_3 \bullet op_2 \bullet \sim op_1 \bullet op_0
                                                                           implement this in
lw = op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0
                                                                                    gates?
sw = op_5 \bullet \sim op_4 \bullet op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0
beq = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet op_2 \bullet \sim op_1 \bullet \sim op_0
jump = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet op_1 \bullet \sim op_0
add = rtype • func_5 • \sim func_4 • \sim func_3 • \sim func_2 • \sim func_1 • \sim func_0
sub = rtype • func<sub>5</sub> • \simfunc<sub>4</sub> • \simfunc<sub>5</sub> • \simfunc<sub>6</sub> • \simfunc<sub>7</sub> • \simfunc<sub>8</sub>
```

Controller Implementation



Peer Instruction



- 1) MemToReg='x' & ALUctr='sub'. SUB or BEQ?
- 2) ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW? RegDst or ExtOp?


12

- a) SR
- b) SE
- c) BR
- d) BE

Summary: Single-cycle Processor


5 steps to design a processor

- 1. Analyze instruction set → datapath <u>requirements</u>
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits




The Single Cycle Datapath during Jump

New PC = { PC[31..28], target address, 00 }



The Single Cycle Datapath during Jump


• New PC = { PC[31..28], target address, 00 }



Instruction Fetch Unit at the End of Jump

26 25 target address J-type jump op

New PC = { PC[31..28], target address, 00 }




Cheng, fall 2020 © BUAA

Instruction Fetch Unit at the End of Jump



New PC = { PC[31..28], target address, 00 }



L22 Single-Cycle CPU Control (29)

 Can Zero still get asserted?

Instruction<31:0>

- Does nPC sel need to be 0?
 - If not, what?