
Computer Architecture (计算机体系结构) Lecture 23 – Combinational Logic Blocks 2020-10-12 Lecturer Yuanqing Cheng www.cadetlab.cn/~course





Today


- Data Multiplexors
- Arithmetic and Logic Unit
- Adder/Subtractor


nbinational Logic Blocks (3) Cheng, fall 20













Arithmetic and Logic Unit

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR




when S=00, R=A+B when S=01, R=A-B when S=10, R=A AND B when S=11, R=A OR B

inational Logic Blocks (9) Cheng, fall 2020




Adder/Subtracter Design -- how?


- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer





L18 Combinational Logic Blocks (11)


Cheng, fall 2020 © BUAA














Peer Instruction

- 1) Truth table for mux with 4-bits of signals has 2 4 rows
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl

a) FF b) FT c) TF d) TT

18 Combinational Logic Blocks (19)

heng, fall 2020 © BUAA

"And In conclusion..."

- Use muxes to select among input
 - ·S input bits selects 2 s inputs
 - Each input can be n-bits wide, indep of S
- · Can implement muxes hierarchically
- ALU can be implemented using a mux
 - · Coupled with basic block elements
- N-bit adder-subtractor done using N 1bit adders with XOR gates on input
 - · XOR serves as conditional inverter

L18 Combinational Logic Blocks (21)

Cheng, fall 2020 © BUAA

Peer Instruction Answer

- 1) Truth table for mux with 4-bits of signals controls 16 inputs, for a total of 20 inputs, so truth table is 2 ²⁰ rows... FALSE
- 2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl ... TRUE
- 1) Truth table for mux with 4-bits of signals is 24 rows long

		12
	a)	FF
С	b)	FT
	C)	TF
	d)	TT

2) We could cascade N 1-bit shifters to make 1 N-bit shifter for sll, srl

.

_18 Combinational Logic Blocks (20)

cheng, fall 2020 © BUAA