

What to do on a write hit?

- Write-through
 - update the word in cache block and corresponding word in memory
- Write-back
 - update word in cache block
 - allow memory word to be "stale"
 - add 'dirty' bit to each block indicating that memory needs to be updated when block is replaced
 - OS flushes cache before I/O...
- Performance trade-offs?

20 Caskes III (

heng, fall 2020 © Bl

Block Size Tradeoff (1/3)

- Benefits of Larger Block Size
 - Spatial Locality: if we access a given word, we're likely to access other nearby words soon
 - Very applicable with Stored-Program
 Concept: if we execute a given instruction,
 it's likely that we'll execute the next few as well
 - Works nicely in sequential array accesses too

(4) Cheng, fall 2020 ©

Block Size Tradeoff (2/3)

- Drawbacks of Larger Block Size
 - Larger block size means larger miss penalty
 - on a miss, takes longer time to load a new block from next level
 - $\,^\circ\,$ If block size is too big relative to cache size, then there are too few blocks
 - · Result: miss rate goes up
- In general, minimize

Average Memory Access Time (AMAT)

- = Hit Time
 - + Miss Penalty x Miss Rate

.....

Cheng, fall 2020 © BUAA


Block Size Tradeoff (3/3)


- Hit Time
 - time to find and retrieve data from current level cache
- Miss Penalty
 - average time to retrieve data on a current level miss (includes the possibility of misses on successive levels of memory hierarchy)
- Hit Rate
 - % of requests that are found in current level cache
- Miss Rate


1 - Hit Rate

heng, fall 2020 © BUAA

Extreme Example: One Big Block Valid Bit Tag Cache Data B3IB2IB1IB0 Cache Size = 4 bytes Block Size = 4 bytes Only ONE entry (row) in the cache! If item accessed, likely accessed again soon But unlikely will be accessed again immediately! The next access will likely to be a miss again discard data (force out) before use it again Nightmare for cache designer: Ping Pong







Fully Associative Cache (1/3)
Memory address fields:

Tag: same as before

Offset: same as before

Uliset: same as before

• Index: non-existant

• What does this mean?

 $\, ^{\circ} \,$ no "rows": any block can go anywhere in the cache

 must compare with all tags in entire cache to see if data is there

Cheng, fall 2020 © BUAA

Fully Associative Cache (2/3)

• Fully Associative Cache (e.g., 32 B block)

31° compare tags in parallel

Cache Tag (27 bits long) | Byte Offset

Cache Tag Valid Cache Data

Fully Associative Cache (3/3)

- Benefit of Fully Assoc Cache
 - No Conflict Misses (since data can go anywhere)
- Drawbacks of Fully Assoc Cache
 - Need hardware comparator for every single entry: if we have a 64KB of data in cache with 4B entries, we need 16K comparators: infeasible

29 Caches III (

Cheng fall 2020 © BUAA

Final Type of Cache Miss

- 3rd C: Capacity Misses
 - miss that occurs because the cache has a limited size
 - miss that would not occur if we increase the size of the cache
 - sketchy definition, so just get the general idea
- This is the primary type of miss for Fully Associative caches.

LSS Caches III (1

Chang fall 2020 © BUA


N-Way Set Associative Cache

(1) Manory address fields:

- Tag: same as before
- Offset: same as before
- Index: points us to the correct "row" (called a set in this case)
- So what's the difference?
 - each set contains multiple blocks
 - once we've found correct set, must compare with all tags in that set to find our data

29 Caches III (

Cheng, fall 2020 © BU



N-Way Set Associative Cache

(2) ic Idea

- cache is direct-mapped w/respect to sets
- \circ each set is fully associative with N blocks in it
- Given memory address:
 - Find correct set using Index value.
 - Compare Tag with all Tag values in the determined set.
 - If a match occurs, hit!, otherwise a miss.
 - Finally, use the offset field as usual to find the desired data within the block.

39 Caches III

Cheng, fall 2020 © BUAA


N-Way Set Associative Cache

(3) Mat's so great about this?

- even a 2-way set assoc cache avoids a lot of conflict misses
- hardware cost isn't that bad: only need N comparators
- In fact, for a cache with M blocks,
 - it's Direct-Mapped if it's 1-way set assoc
 - it's Fully Assoc if it's M-way set assoc
 - so these two are just special cases of the more general set associative design

L29 Caches III (

heng, fall 2020 © BUAA



Block Replacement Policy

- Direct-Mapped Cache
 - index completely specifies position which position a block can go in on a miss
- N-Way Set Assoc
 - $\,{}^\circ\,$ index specifies a set, but block can occupy any position within the set on a miss
- Fully Associative
 - · block can be written into any position
- Question: if we have the choice, where should we write an incoming block?
 - If there are any locations with valid bit off (empty), then usually write the new block into the first one.
 - If all possible locations already have a valid block, we must pick a replacement policy: rule by which we determine which block gets "cached out" on a miss.

TOO Cooker III 6

Chang fall 2020 @ BUA

Block Replacement Policy: LRU

- LRU (Least Recently Used)
 - Idea: cache out block which has been accessed (read or write) least recently
 - Pro: temporal locality recent past use implies likely future use: in fact, this is a very effective policy
 - Con: with 2-way set assoc, easy to keep track (one LRU bit); with 4-way or greater, requires complicated hardware and much time to keep track of this

49 Caches III (1

neng, fall 2020 © BUAA


Block Replacement Example

 We have a 2-way set associative cache with a four word total capacity and one word blocks. We perform the following word accesses (ignore bytes for this problem):

 How many hits and how many misses will there be for the LRU block replacement policy?

L69 Caches III

Cheng, fall 2020 © BU





Big Idea


- How to choose between associativity, block size, replacement & write policy?
- Design against a performance model
 - Minimize: Average Memory Access Time
 - + Miss Penalty x Miss Rate
 - influenced by technology & program behavior
- Create the illusion of a memory that is large, cheap, and fast on average
- How can we improve miss penalty?


L29 Caches III (


heng, fall 2020 © BUAA














Ways to reduce miss rate

- Larger cache
 - limited by cost and technology
 - hit time of first level cache < cycle time (bigger caches are slower)
- More places in the cache to put each block of memory – associativity
 - fully-associative
 - · any block any line
 - N-way set associated
 - N places for each block
 - direct map: N=1

.....

eng fall 2020 © BUA

Typical Scale

- L1
 - □ size: tens of KB
 - hit time: complete in one clock cycle
 - niss rates: 1-5%
- L2:
 - size: hundreds of KB
 - hit time: few clock cycles
 - miss rates: 10-20%
- L2 miss rate is fraction of L1 misses that also miss in L2
 - why so high?

Too Carbon III

Chang fall 2020 @ BUA

Example: with L2 cache

- Assume
 - L1 Hit Time = 1 cycle
 - L1 Miss rate = 5%
 - L2 Hit Time = 5 cycles
 - L2 Miss rate = 15% (% L1 misses that miss)
 - □ L2 Miss Penalty = 200 cycles
- L1 miss penalty = 5 + 0.15 * 200 = 35
- Avg mem access time = $1 + 0.05 \times 35$
 - = 2.75 cycles

49 Caches III (

Cheng, fall 2020 © BL

Example: without L2 cache

- Assume
 - L1 Hit Time = 1 cycle
 - L1 Miss rate = 5%
 - L1 Miss Penalty = 200 cycles
- Avg mem access time = 1 + 0.05 x 200 = 11 cycles
- 4x faster with L2 cache! (2.75 vs. 11)

LS9 Caches III (

Cheng, fall 2020 © E

An actual CPU - Early PowerPC

- Cache
 - 32 KB Instructions and 32 KB Data L1 caches
 - External L2 Cache interface with integrated controller and cache tags, supports up to 1 MByte external L2 cache
 - Dual Memory
 Management Units
 (MMU) with Translation
 Lookaside Buffers (TLB)
- Pipelining
 - Superscalar (3 inst/cycle)
 - 6 execution units (2 integer and 1 double

Data Cache Integer Units

Data Load Start Lo

id 1 double

