

Structural Hazard #2: Registers

"Two different solutions have been used:

1) RegFile access is VERY fast: takes less than half the time of ALU stage

Write to Registers during first half of each clock cycle


Read from Registers during second half of each clock cycle

2) Build RegFile with independent read and write ports

Result: can perform Read and Write during same clock cycle

Peer Instruction

1) Thanks to pipelining, I have reduced the time it took me to wash my one shirt.
2) Longer pipelines are always a win (since less work per stage & a faster clock).



Things to Remember

- Optimal Pipeline

 - Each stage is executing part of an instruction each clock cycle.
 One instruction finishes during each clock cycle.
 - On average, execute far more quickly.
- What makes this work?
 - Similarities between instructions allow us to use same stages for all instructions (generally).
 - Each stage takes about the same amount of time as all others: little wasted time.