
Lecturer Yuanqing Cheng

(计算机体系结构)

Lecture 23- CPU Design:
Pipelining to Improve
Performance
2020-10-23

#### Review: Single cycle datapath

- 5 steps to design a processor
  - 1. Analyze instruction set datapath requirements
  - 2. Select set of datapath components & establish clock methodology
  - 3. Assemble datapath meeting the requirements
  - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
  - 5. Assemble the control logic
- Control is the hard part
- MIPS makes that easier
  - Instructions same size
  - Source registers always in same place
  - Immediates same size, location
  - Operations always on registers/immediates



# How We Build The Controller

RegDst = add + sub → RegDst add → ALUSrc **ALUSrc** = ori + lw + sw sub MemtoReg MemtoReg = Iwori → RegWrite lw → MemWrite RegWrite = add + sub + ori + lw "OR" logic "AND" logic → nPCsel SW MemWrite = sw → Jump bea nPCsel = bea ➤ ExtOp iump. ALUctr[0] Jump = jump ➤ ALUctr[1] ExtOp = |w + sw

ALUctr[0] = sub + beq (assume ALUctr is 0 ADD, 01: SUB, 10: OR)

ALUctr[1] = or

where,

```
Omigosh
rtype = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet
                                                                                                                                                                                                                                                                                                                                                        ~op₁ •
                                                                                                                                                                                                                                                                                                                                                                                                                            \simop<sub>0</sub>,
ori
                                                 = \sim op_5 \bullet \sim op_4 \bullet op_3 \bullet op_2 \bullet \sim op_1 \bullet
                                                                                                                                                                                                                                                                                                                                                                                                                                    op_0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    omigosh,
lw
                                                  = op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet
                                                                                                                                                                                                                                                                                                                                                                  op_1 \bullet
                                                                                                                                                                                                                                                                                                                                                                                                                                     op_0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           do you know
                                                = op_5 \bullet \sim op_4 \bullet op_3 \bullet \sim op_2 \bullet op_1 \bullet op_0
SW
                                                    = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet op_2 \bullet
beq
                                                                                                                                                                                                                                                                                                                                                           \sim op_1 \bullet \sim op_0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   what this
jump = \sim op_5 \bullet \sim op_4 \bullet \sim op_3 \bullet \sim op_2 \bullet
                                                                                                                                                                                                                                                                                                                                                                  op_1 \bullet \sim op_0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       means?
add = rtype • func<sub>5</sub> • ~func<sub>4</sub> • ~func<sub>5</sub> • ~func<sub>5</sub>
sub = rtype • func<sub>5</sub> • ~func<sub>4</sub> • ~func<sub>5</sub> • ~func<sub>5</sub> • ~func<sub>6</sub> • ~func<sub>7</sub> • ~func<sub>7</sub> • ~func<sub>8</sub> • ~func<sub>9</sub> • (
```

#### Call home, we've made HW/SW

contact!

```
High Level Language Program (e.g., C)
```

Compiler

Assembly Language Program (e.g., MIPS)

Assembler

Machine Language Program (MIPS)

Machine Interpretation

Hardware Architecture Description (e.g., block diagrams)

Architecture Implementation

Logic Circuit Description (Circuit Schematic Diagrams)

```
temp = v[k];

v[k] = v[k+1];

v[k+1] = temp;

lw $t0, 0($2)

lw $t1, 4($2)

sw $t1, 0($2)


sw $t0, 4($2)


0000 1001 1100 0110 1010 1111 0101 1000

1010 1111 0101 1000 0000 1001 1100 0110
```

0110 1010 1111 0101 1000 0000 1001

0000 1001 1100 0110 1010 1111





#### Processor Performance

- Can we estimate the clock rate (frequency) of our single-cycle processor? We know:
  - 1 cycle per instruction
  - lw is the most demanding instruction.
  - Assume these delays for major pieces of the datapath:
    - · Instr. Mem, ALU, Data Mem: 2ns each, regfile 1ns
    - Instruction execution requires: 2 + 1 + 2 + 2 + 1 =
       8ns
    - $\Rightarrow$  125 MHz
- What can we do to improve clock rate?
- Will this improve performance as well?

## Gotta Do Laundry

- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away
  - Washer takes 30 minutes

Dryer takes 30 minutes

- "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers












# Sequential Laundry




## Pipelined Laundry



#### General Definitions


- Latency: time to completely execute a certain task
  - for example, time to read a sector from disk is disk access time or disk latency
- Throughput: amount of work that can be done over a period of time

#### Pipelining Lessons (1/2)



- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Multiple tasks
   operating
   simultaneously using
   different resources
- Potential speedup =
   Number pipe stages
- Time to "fill" pipeline and time to "drain" it reduces speedup:
  2.3X v. 4X in this

#### Pipelining Lessons (2/2)



- Suppose new
   Washer takes 20
   minutes, new
   Stasher takes 20
   minutes. How
   much faster is
   pipeline?
- Pipeline rate limited by slowest pipeline stage
- Unbalanced
   lengths of pipe 2020 © BUAA

#### Steps in Executing MIPS

- 1) IFtch: Instruction Fetch, Increment PC
- 2) <u>Dcd</u>: Instruction <u>Decode</u>, Read Registers
- 3) **Exec**:

Mem-ref: Calculate Address

**Arith-log: Perform Operation** 

4) <u>Mem</u>:

Load: Read Data from Memory

Store: Write Data to Memory


5) WB: Write Data Back to Register

## Pipelined Execution

# Representation IFtch Dcd Exec Mem WB IFtch Dcd Exec Mem WB


 Every instruction must take same number of steps, also called pipeline "stages", so some will go idle

#### Review: Datapath for MIPS




Use datapath figure to represent

pipeline



# Graphical Pipeline Representation

(In Reg, right half highlight read, left half write)
Time (clock cycles)




#### Example

- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; compute instruction rate
- Nonpipelined Execution:
  - lw: IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns
  - add: IF + Read Reg + ALU + Write Reg = 2 + 1 + 2 + 1 = 6 ns(recall 8ns for single-cycle processor)
- Pipelined Execution:
- Design Pipelining to Improve Performance I (16)

  CPU Design Pipelining to Improve Performance I (16)

  Chang fall 2020

# Pipeline Hazard: Matching socks in later load




A depends on D; stall since folder tied

## Problems for Pipelining CPUs

- Limits to pipelining: <u>Hazards</u> prevent next instruction from executing during its designated clock cycle
  - Structural hazards: HW cannot support some combination of instructions (single person to fold and put clothes away)
  - Control hazards: Pipelining of branches causes later instruction fetches to wait for the result of the branch
  - Data hazards: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- These might result in pipeline stalls or


# Structural Hazard #1: Single Memory



#### Structural Hazard #1: Single Memory

- Solution:
  - infeasible and inefficient to create second memory
  - (We'll learn about this more next week)
  - so simulate this by having two Level 1
     Caches (a temporary smaller [of usually most recently used] copy of memory)
  - have both an L1 Instruction Cache and an L1 Data Cache
  - need more complex hardware to control when both caches miss

#### Structural Hazard #2: Registers



Can we read and write to registers simultaneously?

#### Structural Hazard #2: Registers

- Two different solutions have been used:
  - 1) RegFile access is VERY fast: takes less than half the time of ALU stage
    - Write to Registers during first half of each clock cycle
    - Read from Registers during second half of each clock cycle
  - 2) Build RegFile with independent read and write ports
- Result: can perform Read and Write during same clock cycle

#### Peer Instruction

- 1) Thanks to pipelining, I have reduced the time it took me to wash my one shirt.
- 2) Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).

12

a) FF


b) FT

c) TF

d) T1

#### Peer Instruction Answer

- 1) Throughput better, not execution time
- 2) "...longer pipelines do usually mean faster clock, but branches cause problems!"
- 1) The last opinelines, have reduced the time it took me to wash my one shirt.
- 2) Lorger vipelines Se a Thys a win (since less work per stage & a faster clock).



#### Things to Remember

#### Optimal Pipeline

- Each stage is executing part of an instruction each clock cycle.
- One instruction finishes during each clock cycle.
- On average, execute far more quickly.
- What makes this work?
  - Similarities between instructions allow us to use same stages for all instructions (generally).
  - Each stage takes about the same amount of time as all others: little wasted time.