#### C and MIPS Assembly Programming

Following is the definition of the Ackermann function (thanks, Wikipedia), which is defined over the domain of non-negative integers:

$$A(m,n) = \begin{cases} n+1 & \text{if } m=0 \\ A(m-1,1) & \text{if } m>0 \text{ and } n=0 \\ A(m-1,A(m,n-1)) & \text{if } m>0 \text{ and } n>0. \end{cases}$$

a) Complete the following C function, ack, so that it computes the Ackermann function correctly.

```
unsigned int ack(unsigned int m, unsigned int n)
{
  unsigned int answer;

  if(m == 0)
    answer = n+1;
  else if(n == 0)
    answer = ack(m-1, 1);
  else
    answer = ack(m-1, ack(m, n-1));

return answer; }
```

b) Write MIPS assembly that implements ack correctly. m and n are passed in a0 and a1, respectively. We've provided the prologue and epilogue for you. s0 and s1 are saved and restored, so you can safely use them if you need to preserve values across function calls.

```
addiu $sp, $sp, -12
      $ra, 0($sp)
SW
      $s0, 4($sp)
SW
      $s1, 8($sp)
SW
\# the m == 0 case
      $a0, $0, elseif
addiu $v0, $a1, 1 # answer = n + 1
      epilogue
j
# the m != 0, n == 0 case
elseif:
      $a1, $0, else
bne
addiu $a0, $a0, -1 \# arg0 = m-1
li
      $a1, 1
                    \# arg1 = 1
jal
      ack
                    \# answer = ack(m-1, 1)
j
      epilogue
# the final case
else:
addiu $a1, $a1, -1 # arg1 = n-1. arg0 is already m.
                    # preserve m
move $s0, $a0
jal
                    # v0 = ack(m, n-1)
      ack
addiu $a0, $s0, -1 # arg0 = m-1
move $a1, $v0
                    \# arg1 = ack(m, n-1)
jal
                    # answer = ack(m-1, v0)
      ack
epilogue:
      $ra, 0($sp)
lw
      $s0, 4($sp)
lw
      $s1, 8($sp)
lw
addiu $sp, $sp, 12
jr
      $ra
```

#### **AMAT**

The average memory access time (AMAT) is:

AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub> x Miss Penalty<sub>L1</sub>

(a) Write down the AMAT equation for a two level cache (Use HT for hit time, MR for Local Miss Rate, and MP for Miss Penalty):

$$AMAT = HT_{L1} + MR_{L1} x (HT_{L2} + MR_{L2} x MP_{L2})$$

(b) Given the following specifications:

For every 1000 CPU-to-memory references:

40 will miss in L1\$

20 will miss in L2\$

L1\$ hits in 1 clock cycle

L2\$ hits in 10 clock cycles

Main memory access is 100 clock cycles

There are 1.3 memory references per instruction

Ideal CPI is 1.

Answer the following questions:

(i) What is the local miss rate in the L2\$?

(ii) What is the global miss rate in the L2\$?

(iii) What is the AMAT with both levels of cache?

$$1 + 4\% \times (10 + 50\% \times 100) = 1 + 4\% \times 60 = 1 + 2.4 = 3.4$$

(iv) What is the AMAT for a one-level cache without L2\$?

$$1 + 4\% \times 100 = 5$$

(v) What is the average memory stalls per reference in the system of question (iii)?

$$MR_{L1} x (HT_{L2} + MR_{L2} x 100) = 2.4$$

(vi) What is the average memory stalls per reference in the system of question (iv)?

 $MR_{L1} \times 100 = 4$ 

- (vii) What is the average memory stalls per instruction in the system of question (iii)? average memory stalls per reference<sub>(iii)</sub>  $\times$  1.3 memory references per instruction = 2.4  $\times$  1.3 = 3.12
- (viii) What is the average memory stalls per instruction in the system of question (iv)? average memory stalls per reference<sub>(iv)</sub>  $\times$  1.3 memory references per instruction = 4  $\times$  1.3 = 5.2
- (ix) What is the performance of the system of question (iv) verses that of question (iii)? runtime<sub>(iv)</sub> / runtime<sub>(iii)</sub>
- CPI<sub>(iv)</sub> x Cycle Time x number of instructions

  = ----
  CPI<sub>(iii)</sub> x Cycle Time x number of instructions
- $CPI_{(iv)}$   $CPI_{ideal}$  + average memory stalls per instruction<sub>(iv)</sub> = .....  $CPI_{(iii)}$   $CPI_{ideal}$  + average memory stalls per instruction<sub>(iii)</sub> = (1 + 5.2) / (1 + 3.12) = 1.5x

### MIPS 5 stage pipeline

Consider a variation on the canonical MIPS 5 stage pipeline, which doesn't have any bypass paths, doesn't use branch delay slots, and resolves branches in the execute stage.

For the following code sequence, answer questions (a) - (c).

addu \$t0, \$a0, \$a1 sllv \$t1, \$t0, \$a2

(a) How many cycles does the processor stall?

#### 2 cycles

F	D	Х	М	W					
	F	D	Х	М	W				
		F	D	Х	М	W			
			F	D	Х	М	W		

(b) Assume we have added a forwarding path from the beginning of the writeback stage to the beginning of the execute stage. How many cycles does the processor stall?

#### 1 cycle

F	D	Х	М	W					
	F	D	Х	М	W				
		F	D	Х	М	W			

(c) Assume we have implemented all forwarding paths. How many cycles does the processor stall?

### 0 cycles

F	D	Х	М	W				
	F	D	Х	М	W			

For the following code sequence, answer questions (d)-(h).

addu \$t3, \$t4, \$t5 beq \$t0, \$t1, label srlv \$s0, \$s1, \$s2 addu \$t4, \$t4, \$t4

(d) When \$t0 != \$t1, how many instruction fetches are wasted in the original processor?

0

(e) When \$t0 == \$t1, how many instruction fetches are wasted in the original processor?

2

F	D	Х	М	W					
	F	D	Х	М	W				
		F	D	Х	М	W			
			F	D	Х	М	W		

(f) Assume the branches are resolved in the decode stage. When \$t0 == \$t1, how many instruction fetches are wasted?

1

F	D	Х	М	W					
	F	D	Х	М	W				
		F	D	Х	М	W			

(g) Assume the processor implements branch delay slots, and branches are resolved in the decode stage. Reorganize the code sequence to minimize number of wasted instruction fetches when t0 == t1.

beq \$t0, \$t1, label addu \$t3, \$t4, \$t5 srlv \$s0, \$s1, \$s2 addu \$t4, \$t4, \$t4 (h) Given the code sequence in (g), how many instruction fetches are wasted when \$t0 == \$t1?

0


F	D	Х	М	W					
	F	D	Х	М	W				
		F	D	Х	М	W			

(i) Given all the optimizations above (full forwarding paths, resolve branches in the decode stage, and branch delay slots), is there a situation where the processor needs to stall? If so, provide an example sequence of instructions that will interlock.

lw \$t0, 40(\$s0) addu \$t1, \$t0, \$a0

F	D	Х	М	W					
	F	D	Х	М	W				
		F	D	Х	М	W			

**FSM**Given the following state machine, answer questions (a)-(d).




# (a) Fill in the following truth table:

S1	S0	W	NS1	NS0	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	0	0	1
1	1	0	Х	Х	Х
1	1	1	Х	Х	Х


(b) Write boolean expressions that implement the NS1, NS0, and Z function.

$$\begin{array}{l} NS_1 \!=\! S_0 \\ NS_0 \!=\! S_1 \overline{W} + \overline{S_1} \, \overline{S_0} \, W \\ Z \!=\! S_1 \end{array}$$

(c) Implement the finite-state machine by finishing the diagram.



(d) Draw the waveform.



#### **Virtual Memory**

Consider a 32-bit MIPS machine like the one we studied in class with 4 GB of physical main memory. The machine's virtual memory system uses 4 KB pages. PTEs (page table entries) have dirty, valid, readable, writable, & executable bits along with the PPN (physical page number). The machine uses a flat page table (with all entries present) to perform translation in the event of a TLB (translation lookaside buffer) miss.

(a) How big is a PTE in bits? Assume that the size is rounded up to the next byte and the extra bits are reserved for use by the OS. Name the bits in the PTE.

```
PPN = 20 bits
dirty = 1 bit
valid = 1 bit
readable = 1 bit
writable = 1 bit
executable = 1 bit
```

total = 25 bits

round up to next byte => 32 bits, so we also have 7 bits reserved for use by the OS.

(b) How large is a page table in this system?

```
4 GB virtual address space / 4 KB pages = 1 M pages
1 M pages * 4 bytes per page table entry = 4 MB
```

(c) Assume that a process must have, at minimum, a single data page and a single code page. Remember to account for the space required by the page tables. What is the maximum number of processes we can run at a time without paging to disk (ignoring the pages used by the operating system itself)?

minimum process size = 4 MB for the page table + 4 KB data + 4 KB code =  $(2^22+2^13)$  bytes maximum # of processes = 4 GB physical address space /  $(2^22+2^13)$  bytes = 1022

#### **Set-Associative caches**


total = 19 bits / block

• •	2-way set-a emory acces			-		-	•	•	•	ne
	8 0 hit rate, mis 4 32-bit bloc		32 what b	36 blocks ar	8 e in the	0 e cache	4 after tl	16 nese acc	0 cesses if	the
hit rate:	20%	miss ra	te:	_80%						
	nd (write the "" if the block		e full b	yte addre	esses (	NOT th	e tag) i	in the ap	propriate	e blocks,
		way 0						way 1		
set 0		0						16		
set 1		4						36		
and 64*2 <sup>10</sup>	er a write-allo bytes of data a. Partition	a bits. Assı	ıme a b	oyte-add	ressed	machir	ne with	32-bit ad	ddresses	<b>5.</b>
[3	31:14] tag			[13:4] in	dex			[3:0]	offset	
	e address D hexadecima		nex, <b>wh</b> a	at is the v	/alue o	f the in	dex, off	set, and	tag? (W	rite your
index =	0x	3E	E		_					
offset =	0x	F_								
tag =	0x	37/	4 <i>B6</i>							
(ii) How ma	iny cache ma	anagement	bits ar	e there f	or each	n block'	? List th	nem.		
tag =18 bits										

(iii) How many bits comprise the cache? cache management bits = 19b x 4K blocks = 76 Kbits data bits = 512 Kbits total = 76 + 512 = 588 Kbits

## **Digital Logic**

Consider the following digital circuit, which implements a combinational logic function:



a) Fill in the following truth table for the above circuit.

Α	В	С	Υ
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

b) Write a sum-of-products Boolean expression that corresponds to this function.

$$Y = \overline{A \bullet B} \ \overline{B \bullet C}$$

$$Y = (\overline{A} + \overline{B}) \bullet (\overline{B} + \overline{C})$$

$$Y = \overline{A} \ \overline{B} + \overline{A} \ \overline{C} + \overline{B} + \overline{B} \ \overline{C}$$

(An answer that derived the canonical, 5-term expression from the truth table would also be correct, of course.)

c) Write the most simplified sum-of-products Boolean expression that implements this function.

$$Y = \overline{B} + \overline{A} \ \overline{C}$$