

COMPUTER SYSTEM ARCHITECHTURE

PRACTICAL FILE
RAMANUJAN COLLEGE



UNIVERSITY OF DELHI

DSC – 02 : Computer System Architecture
SEMESTER – 1
SESSION – 2025–26

Submitted By:-

Name: Panshul Vikram Aggarwal
College Roll No.: 25570072
University Roll No.: 25020570059

Course: B.Sc (Hons)
Computer Science

Submitted To:-

Dr. Kamlesh Kumar Raghuvarshi
Assistant Professor ,Department of
Computer Science,Ramanujan College,
University of Delhi,
CR Park, Main Road,
Block – H, Kalkaji, New Delhi
Pincode - 110019

Signature: _____

ACKNOWLEDGEMENT

I would like to extend my deep gratitude to Dr. Kamlesh Kumar Raghuvanshi and Dr. Nikhil Kumar Rajput, Assistant Professors, Ramanujan College, University of Delhi, for their invaluable support and mentorship during the preparation of this practical file for “Computer System Architecture”. Their guidance, expertise, and encouragement have been a constant source of inspiration throughout this work.

I am equally thankful to my classmates and the faculty members of the Computer Science Department for their consistent help, cooperation, and constructive feedback, which have enriched my learning experience and understanding of the subject.


I also wish to acknowledge my family and friends for their continued motivation and belief in me. Their support has been a driving force that helped me complete this practical file with confidence and dedication.

Candidate Sign. _____

INDEX

Serial No.	Topic	Page No.	Signature
1.	Q1. Creating a NEW CPUSIM Machine based on certain defined architecture.	1-2	
2.	Q2. Create a Fetch routine of the instruction cycle.	3	
3.	Q3. Write an assembly program to simulate ADD operation on two user-entered numbers.	4	
4.	Q4. Write an assembly program to simulate SUBTRACT operation on two user-entered numbers	5-6	
5.	Q5. Write an assembly program to simulate the following logical operations on two user entered numbers: i. AND ii. OR iii. NOT iv. XOR v. NOR vi. NAND	7-8	
6.	Q6. Write an assembly program for simulating following memory-reference instructions: i. ADD ii. BUN iii. ISZ iv. LDA v. STA	9-10	
7.	Q7. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers indecimal after the execution: i. CLA ii. CMA iii. CME iv. HLT	11	
8.	Q8. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers in decimal after the execution: i. INC ii. SPA iii. SNA iv. SZE	12	
9.	Q9. Check the diagonalizable property... find the corresponding eigenvalue and verify the Cayley-Hamilton theorem.	13	
10.	Q10. Write an assembly program that reads in integers and adds them together; until a negative non-zero number is read in. Then it outputs the sum (not including the last number).	14	
11.	Q11. Write an assembly program that reads in integers and adds them together; until zero is read in. Then it outputs the sum.	15	

Q1. Creating a NEW CPUSIM Machine based on certain defined architecture.



Basic Computer Instructions

Memory Reference			Register Reference	
Symbol	Hex		Symbol	Hex
AND	0xxx	Direct Addressing	CLA	7800
ADD	1xxx		CLE	7400
LDA	2xxx		CMA	7200
STA	3xxx		CME	7100
BUN	4xxx		CIR	7080
BSA	5xxx		CIL	7040
ISZ	6xxx		INC	7020
AND_I	8xxx	Indirect Addressing	SPA	7010
ADD_I	9xxx		SNA	7008
LDA_I	Axxx		SZA	7004
STA_I	Bxxx		SZE	7002
BUN_I	Cxxx		HLT	7001
BSA_I	Dxxx		INP	F800
ISZ_I	Exxx		OUT	F400

Type of Module: Register			
name	width	initial value	read-only
AC	16	0	<input type="checkbox"/>
AR	12	0	<input type="checkbox"/>
DR	16	0	<input type="checkbox"/>
E	1	0	<input type="checkbox"/>
I	1	0	<input type="checkbox"/>
IR	16	0	<input type="checkbox"/>
PC	12	0	<input type="checkbox"/>
S	1	0	<input type="checkbox"/>

Type of Module: ConditionBit			
name	register	bit	halt
CarryBit	E	0	<input type="checkbox"/>
HalfBit	S	0	<input checked="" type="checkbox"/>

Type of Module: RAM		
name	length	cellSize
MAIN	4096	16

CLA	HLT	INC	CIR CIL
CMA	ADD	SPA	
CME	LDA	SNA	
HLT	STA	SZA	
	BUN	SZE	
	ISZ		

Q2. Create a Fetch routine of the instruction cycle.

Fetch Sequence Implementation

AR<-- PC
IR <-- MAIN[AR]
INCR-PC
AR<- IR(4-15)
Decode-IR

MicroInstructions

MicroInstructions

arithmetic

branch

▶ decode

▶ end

▶ comment

▶ increment

▶ io

logical

▶ memoryAccess

set

▶ setCondBit

▶ shift

test

▶ transferRtoR

transferRtoA

transferAtoR

Type of Microinstruction: TransferRtoR					
name	source	srcStartBit	dest	destStartBit	numBits
AR<- IR(4-15)	IR	4	AR	0	12
AR<-- PC	PC	0	AR	0	12
Type of Microinstruction: MemoryAccess					
name	direction	memory	data	address	
IR <-- MAIN[AR]	read	MAIN	IR	AR	
Type of Microinstruction: Increment					
name	register	overflowBit	carryBit	delta	
INCR-PC	PC	(none)	(none)	1	
Type of Microinstruction: Decode					
name	ir				
Decode-IR	IR				

Q3. Write an assembly program to simulate ADD operation on two user-entered numbers.

Prac3.a X

```
1 START: INP
2 STA NUM
3 INP
4 ADD NUM
5 OUT
6 HLT
7
8 NUM: .data 1 0
9
```

Instructions

ADD

STA

HLT

OUT

INP

Format

Implementation

Instruction

Length: 16

Opcode

ox2

4

12

op

adr

All Fields

reg

adr

op

Instructions

ADD

STA

HLT

OUT

INP

Format

Implementation

Execute sequence

DR<- MAIN[AR]

AC<- AC+DR

End

MicroInstructions

▼ MicroInstructions

▶ arithmetic

▶ branch

▶ decode

▶ end

EXECUTING...

Enter Inputs, the first of which must be an Integer: 3

Enter Inputs, the first of which must be an Integer: 5

Output: 8

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

```
START: INP
STA NUM
INP
CMA
INC
ADD NUM
OUT
HLT

NUM: .data 1 0
```

```
EXECUTING...
Enter Inputs, the first of which must be an Integer: 3
Enter Inputs, the first of which must be an Integer: 9
Output: -6
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]
```

Instructions	Format	Implementation
INC		
CMA		
ADD		
STA		
HLT		
OUT		
INP		

Instructions	Format	Implementation
INC		
CMA		
ADD		
STA		
HLT		
OUT		
INP		

Instructions

INC

CMA

ADD

STA

HLT

OUT

INP

FormatImplementation

Instruction

Length: 16

Opcode

oxF800

16

reg

All Fields

reg

adr

op

Instructions

INC

CMA

ADD

STA

HLT

OUT

INP

FormatImplementation

Execute sequence

Input

End

MicroInstructions

MicroInstructions

arithmetic

branch

decode

end

Q5. Write an assembly program to simulate the following logical operations on two userentered numbers: i. AND ii. OR iii. NOT iv. XOR v. NOR vi. NAND

```

INP
STA NUM
INP
AND NUM
OUT
HLT

NUM: .data 1 0

INP
STA NUM
INP
OR NUM
OUT
HLT

NUM: .data 1 0

INP
NOT
OUT
HLT

NUM: .data 1 0

INP
STA NUM
INP
XOR NUM
OUT
HLT

NUM: .data 1 0

INP
STA NUM
INP
NOR NUM
OUT
HLT

NUM: .data 1 0

INP
STA NUM
INP
NAND NUM
OUT
HLT

NUM: .data 1 0

```

Instructions	Format	Implementation	Instructions	Format	Implementation
NAND			NAND		
NOR			NOR		
XOR			XOR		
NOT			NOT		
OR			OR		
AND			AND		
STA			STA		
HLT			HLT		
OUT			OUT		
INP			INP		

Instructions	Format	Implementation	Instructions	Format	Implementation
NAND			NAND		
NOR			NOR		
XOR			XOR		
NOT			NOT		
OR			OR		
AND			AND		
STA			STA		
HLT			HLT		
OUT			OUT		
INP			INP		

Instructions	Format	Implementation	Instructions	Format	Implementation
NAND			NAND		
NOR			NOR		
XOR			XOR		
NOT			NOT		
OR			OR		
AND			AND		
STA			STA		
HLT			HLT		
OUT			OUT		
INP			INP		

Instructions	Format	Implementation	Instructions	Format	Implementation
NAND			NAND		
NOR		Execute sequence	NOR		Execute sequence
XOR		DR<- MAIN[AR]	XOR		DR<- MAIN[AR]
NOT			NOT		
OR		AC<- AC nor DR	OR		AC<- AC nand DR
AND		End	AND		End
STA			STA		
HLT			HLT		
OUT			OUT		
INP			INP		

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Enter Inputs, the first of which must be an Integer: 0

Output: 0

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...1

Enter Inputs, the first of which must be an Integer:1

Enter Inputs, the first of which must be an Integer: 1

Output: 1

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Output: -2

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Enter Inputs, the first of which must be an Integer: 0

Output: 1

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Enter Inputs, the first of which must be an Integer: 0

Output: -2

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 0

Enter Inputs, the first of which must be an Integer: 1

Output: -1

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

Q6. Write an assembly program for simulating following memory-reference instructions: i. ADD ii. BUN iii. ISZ iv. LDA v. STA

```
1 START: INP
2 STA NUM
3 INP
4 ADD NUM
5 OUT
6 HLT
7
8 NUM: .data 1 0
9
```

```
1 INP
2 BUN K
3 INP
4 K: OUT
5 HLT
6
```

```
1 ISZ 009
2 OUT
3 HLT
4
```

```
1 INP
2 STA NUM
3 OUT
4 HLT
5
6 NUM: .data 1 0
7
```

```
1 INP
2 STA NUM
3 LDA NUM
4 OUT
5 HLT
6
7 NUM: .data 1 0
8
```

Instructions	Format	Implementation
ISZ		
BUN		
LDA		
ADD		
STA		
HLT		
OUT		
INP		

Execute sequence

DR<- MAIN[AR]

AC<- AC+DR

End

Instructions	Format	Implementation
ISZ		
BUN		
LDA		
ADD		
STA		
HLT		
OUT		
INP		

Execute sequence

PC<- AR

End

Instructions	Format	Implementation
ISZ		
BUN		
LDA		
ADD		
STA		
HLT		
OUT		
INP		

Execute sequence

DR<- MAIN[AR]

INCR-DR

MAIN[AR]<-DR

DR!=o

INCR-PC

End

Instructions	Format	Implementation
ISZ		
BUN		
LDA		
ADD		
STA		
HLT		
OUT		
INP		

Execute sequence

DR<- MAIN[AR]

AC<-- DR

End

Instructions	Format	Implementation
ISZ		
BUN		
LDA		
ADD		
STA		
HLT		
OUT		
INP		

Execute sequence

Main[AR]<-AC

End

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Enter Inputs, the first of which must be an Integer: 8

Output: 9

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

S	1	1
009	0006	009
000	0000	0007
AC	16	0004
AR	12	001
DR	16	0004
E	1	0
I	1	0
IR	16	E001
PC	12	005
S	1	1

AC	16	0005
AR	12	001
DR	16	0000
E	1	0
I	1	0
IR	16	E001
PC	12	004
S	1	1

Q7. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers indecimal after the execution: i. CLA ii. CMA iii. CME iv. HLT

1 **CLA**
2 **CMA**
3 **CME**
4 **HLT**

Instructions
Format Implementation

CME
CMA
CLA
HLT

Execute sequence
AC<- 0
End

Instructions
Format Implementation

CME
CMA
CLA
HLT

Execute sequence
AC<- AC'
End

Instructions
Format Implementation

CME
CMA
CLA
HLT

Execute sequence
E<-E'
End

Q8. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers in decimal after the execution: i. INC ii. SPA iii. SNA iv. SZE

INP
INC
SNA
SPA
OUT
HLT

SZE
OUT
HLT

Instructions	Format	Implementation	Instructions	Format	Implementation
SZE			SZE		
SNA			SNA		
SPA			SPA		AC!=o
INC		INCR-AC	INC		INCR-PC
HLT		End	HLT		
OUT			OUT		
INP			INP		

Instructions	Format	Implementation	Instructions	Format	Implementation
SZE			SZE		
SNA			SNA		
SPA		AC!=1	SPA		E!=o
INC		INCR-PC	INC		INCR-PC
HLT			HLT		
OUT			OUT		
INP		End	INP		End

EXECUTING...

Enter Inputs, the first of which must be an Integer: 7

Output: 8

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 3

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: -5

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Output: 0

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

Q9. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers in decimal after the execution: i. CIR ii. CIL

1	INP	1	INP
2	CIR	2	CIL
3	OUT	3	OUT
4	HLT	4	HLT
5		5	

Instructions	Format	Implementation	Instructions	Format	Implementation
CIL			CIL		
CIR			CIR		
STA		E<- AC(15)	STA		E<- AC(15)
HLT		SHR<-AC	HLT		SHL<-AC
OUT		AC(o)<-E	OUT		AC(15)<-E
INP		End	INP		End

EXECUTING...

Enter Inputs, the first of which must be an Integer: 4

Output: 2

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 4

Output: 8

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

Q10. Write an assembly program that reads in integers and adds them together; until a negative non-zero number is read in. Then it outputs the sum (not including the last number).

```

1  START:  READ
2          JMPN DONE
3          ADD SUM
4          STA SUM
5          JUMP START
6
7  DONE:   LDA SUM
8          WRITE
9          STOP
10
11 SUM:    .data 2 0
12

```

Instructions	Format	Implementation
JMPN		
JUMP		
LDA		
ADD		
STA		
STOP		
WRITE		
READ		

Format	Implementation
Execute sequence	
IF(AC>0) SKIP-1	
PC<-AR	
End	

Instructions	Format	Implementation
JMPN		
JUMP		
LDA		
ADD		
STA		
STOP		
WRITE		
READ		

Format	Implementation
Execute sequence	
PC<-AR	
End	

Instructions	Format	Implementation
JMPN		
JUMP		
LDA		
ADD		
STA		
STOP		
WRITE		
READ		

Format	Implementation
Execute sequence	
DR<- MAIN[AR]	
AC<- AC+DR	
End	

Instructions	Format	Implementation
JMPN		
JUMP		
LDA		
ADD		
STA		
STOP		
WRITE		
READ		

Format	Implementation
Execute sequence	
Main[AR]<-AC	
End	

Instructions	Format	Implementation
JMPN		
JUMP		
LDA		
ADD		
STA		
STOP		
WRITE		
READ		

Format	Implementation
Execute sequence	
HLT	
End	

Instructions	Format	Implementation
JMPN		
JUMP		
LDA		
ADD		
STA		
STOP		
WRITE		
READ		

Format	Implementation
Execute sequence	
HLT	
End	

Instructions	Format	Implementation
JMPN		
JUMP		
LDA		
ADD		
STA		
STOP		
WRITE		
READ		

Format	Implementation
Execute sequence	
Input	
End	

EXECUTING...

Enter Inputs, the first of which must be an Integer: 5

Enter Inputs, the first of which must be an Integer: 6

Enter Inputs, the first of which must be an Integer: 0

Output: 11

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

Q12. Write an assembly program that reads in integers and adds them together; until zero is read in. Then it outputs the sum

1 START: READ	JMPZ	Format	Implementation
2 JMPZ DONE	JUMP	Execute sequence	
3 ADD SUM	LDA	IF(AC!=0) SKIP-1	
4 STA SUM	ADD	PC<-AR	
5 JUMP START	STA	End	
6	STOP		
7 DONE: LDA SUM	WRITE		
8 WRITE	READ		
9 STOP			
10			
11 SUM: .data 2 0			
12			

Instructions	Format	Implementation	Instructions	Format	Implementation
JMPZ			JMPZ		
JUMP		Execute sequence	JUMP		Execute sequence
LDA		PC<-AR	LDA		DR<- MAIN[AR]
ADD		End	ADD		AC<- AC+DR
STA			STA		End
STOP			STOP		
WRITE			WRITE		
READ			READ		

Instructions	Format	Implementation	Instructions	Format	Implementation
JMPZ			JMPZ		
JUMP		Execute sequence	JUMP		Execute sequence
LDA		DR<- MAIN[AR]	LDA		HLT
ADD		AC<- AC+DR	ADD		End
STA		End	STA		
STOP			STOP		
WRITE			WRITE		
READ			READ		

Instructions	Format	Implementation	Instructions	Format	Implementation
JMPZ			JMPZ		
JUMP		Execute sequence	JUMP		Execute sequence
LDA		Output	LDA		Input
ADD		End	ADD		End
STA			STA		
STOP			STOP		
WRITE			WRITE		
READ			READ		


```

Enter Inputs, the first of which must be an Integer: 6
Enter Inputs, the first of which must be an Integer: 12
Enter Inputs, the first of which must be an Integer: -4
Enter Inputs, the first of which must be an Integer: 0
Output: 14
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

```