

COMPUTER SYSTEM ARCHITECTURE

PRACTICAL FILE
RAMANUJAN COLLEGE



UNIVERSITY OF DELHI

DSC – 02 : Computer System Architecture
SEMESTER – 1
SESSION – 2025–26

Submitted By:-

Name: Panshu Vikram Aggarwal
College Roll No.: 25570072
University Roll No.: 25020570059

Course: B.Sc (Hons)
Computer Science

Submitted To:-

Dr. Kamlesh Kumar Raghuvanshi
Assistant Professor ,Department of
Computer Science,Ramanujan College,
University of Delhi,
CR Park, Main Road,
Block – H, Kalkaji, New Delhi
Pincode - 110019

Signature: _____

ACKNOWLEDGEMENT

I would like to extend my deep gratitude to Dr. Kamlesh Kumar Raghuvanshi and Dr. Nikhil Kumar Rajput, Assistant Professors, Ramanujan College, University of Delhi, for their invaluable support and mentorship during the preparation of this practical file for “Computer System Architecture”. Their guidance, expertise, and encouragement have been a constant source of inspiration throughout this work.

I am equally thankful to my classmates and the faculty members of the Computer Science Department for their consistent help, cooperation, and constructive feedback, which have enriched my learning experience and understanding of the subject.

I also wish to acknowledge my family and friends for their continued motivation and belief in me. Their support has been a driving force that helped me complete this practical file with confidence and dedication.

Candidate Sign. _____


INDEX

Serial No.	Topic	Page No.	Signature
1.	Q1. Creating a NEW CPUSIM Machine based on certain defined architecture.	1-2	
2.	Q2. Create a Fetch routine of the instruction cycle.	3	
3.	Q3. Write an assembly program to simulate ADD operation on two user-entered numbers.	4	
4.	Q4. Write an assembly program to simulate SUBTRACT operation on two user-entered numbers	5-6	
5.	Q5. Write an assembly program to simulate the following logical operations on two user entered numbers: i. AND ii. OR iii. NOT iv. XOR v. NOR vi. NAND	7-8	
6.	Q6. Write an assembly program for simulating following memory-reference instructions: i. ADD ii. BUN iii. ISZ iv. LDA v. STA	9-10	
7.	Q7. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers indecimal after the execution: i. CLA ii. CMA iii. CME iv. HLT	11	
8.	Q8. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers in decimal after the execution: i. INC ii. SPA iii. SNA iv. SZE	12	
9.	Q9. Check the diagonalizable property... find the corresponding eigenvalue and verify the Cayley-Hamilton theorem.	13	
10.	Q10. Write an assembly program that reads in integers and adds them together; until a negative non-zero number is read in. Then it outputs the sum (not including the last number).	14	
11.	Q11. Write an assembly program that reads in integers and adds them together; until zero is read in. Then it outputs the sum.	15	

Q1. Creating a NEW CPUSIM Machine based on certain defined architecture.

Registers

IR	DR	AC	AR	PC	I	E
16 bits	16 bits	16 bits	12 bits	12 bits	1 bit	1 bit



Basic Computer Instructions

Memory Reference		Register Reference	
Symbol	Hex	Symbol	Hex
AND	0xxx	Direct Addressing	CLA
ADD	1xxx		CLE
LDA	2xxx		CMA
STA	3xxx		CME
BUN	4xxx		CIR
BSA	5xxx		CIL
ISZ	6xxx		INC
AND_I	8xxx	Indirect Addressing	SPA
ADD_I	9xxx		SNA
LDA_I	Axxx		SZA
STA_I	Bxxx		SZE
BUN_I	Cxxx		HLT
BSA_I	Dxxx		INP
ISZ_I	Exxx		OUT

Type of Module: Register

name	width	initial value	read-only
AC	16	0	<input type="checkbox"/>
AR	12	0	<input type="checkbox"/>
DR	16	0	<input type="checkbox"/>
E	1	0	<input type="checkbox"/>
I	1	0	<input type="checkbox"/>
IR	16	0	<input type="checkbox"/>
PC	12	0	<input type="checkbox"/>
S	1	0	<input type="checkbox"/>

Type of Module: ConditionBit

name	register	bit	halt
CarryBit	E	0	<input type="checkbox"/>
HalfBit	S	0	<input checked="" type="checkbox"/>

Type of Module: RAM

name	length	cellSize
MAIN	4096	16

CLA HLT INC CIR
CMA ADD SPA CIR
CME LDA SNA CIL
HLT STA SZE

Q2. Create a Fetch routine of the instruction cycle.

Fetch Sequence Implementation		MicroInstructions			
AR<-- PC IR <-- MAIN[AR] INCR-PC AR<- IR(4-15) Decode-IR		MicroInstructions ▼ MicroInstructions <ul style="list-style-type: none"> arithmetic branch decode end comment increment io logical memoryAccess set setCondBit shift test transferRtoR transferRtoA transferAtoR 			
Type of Microinstruction: TransferRtoR					
name	source	srcStartBit	dest	destStartBit	numBits
AR<- IR(4-15)	IR	4	AR	0	12
AR<-- PC	PC	0	AR	0	12
Type of Microinstruction: MemoryAccess					
name	direction	memory		data	address
IR <-- MAIN[AR]	read	MAIN		IR	AR
Type of Microinstruction: Increment					
name	register	overflowBit	carryBit	delta	
INCR-PC	PC	(none)	(none)	1	
Type of Microinstruction: Decode					
name	ir				
Decode-IR	IR				

Q3. Write an assembly program to simulate ADD operation on two user-entered numbers.

Prac3.a X

```
1 START: INP
2 STA NUM
3 INP
4 ADD NUM
5 OUT
6 HLT
7
8 NUM: .data 1 0
9
```

Instructions Format Implementation

ADD
STA
HLT
OUT
INP

Instruction
Length: 16 Opcode: ox2

4 12

op adr

All Fields
reg
adr
op

Instructions Format Implementation

ADD
STA
HLT
OUT
INP

Execute sequence
DR<- MAIN[AR]
AC<- AC+DR
End

MicroInstructions
▼ MicroInstructions
► arithmetic
► branch
► decode
► end

EXECUTING...
Enter Inputs, the first of which must be an Integer: 3
Enter Inputs, the first of which must be an Integer: 5
Output: 8
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

Q4. Write an assembly program to simulate SUBTRACT operation on two user-entered numbers

```
START: INP
```

```
STA NUM
```

```
INP
```

```
CMA
```

```
INC
```

```
ADD NUM
```

```
OUT
```



```
HLT
```


```
NUM: .data 1 0
```

EXECUTING...
Enter Inputs, the first of which must be an Integer: 3
Enter Inputs, the first of which must be an Integer: 9
Output: -6
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]


Instructions	Format	Implementation
INC		
CMA		
ADD		
STA		
HLT		
OUT		
INP		

Instructions	Format	Implementation
INC		
CMA		
ADD		
STA		
HLT		
OUT		
INP		





Q5. Write an assembly program to simulate the following logical operations on two userentered numbers: i. AND ii. OR iii. NOT iv. XOR v. NOR vi. NAND



Instructions	Format	Implementation	Instructions	Format	Implementation
NAND			NAND		
NOR			NOR		
XOR			XOR		
NOT			NOT		
OR			OR		
AND		Execute sequence	AND		Execute sequence
STA		DR<- MAIN[AR]	STA		DR<- MAIN[AR]
HLT		AC<-AC^DR	HLT		AC<- AC or DR
OUT		End	OUT		End
INP			INP		
NAND			NAND		
NOR			NOR		
XOR			XOR		
NOT		Execute sequence	NOT		Execute sequence
OR		DR<- MAIN[AR]	OR		DR<- MAIN[AR]
AND		AC<- AC'	AND		AC<- AC xor DR
STA		End	STA		End
HLT			HLT		
OUT			OUT		
INP			INP		

Instructions	Format	Implementation	Instructions	Format	Implementation
NAND			NAND		
NOR			NOR		
XOR			XOR		
NOT			NOT		
OR			OR		
AND			AND		
STA			STA		
HLT			HLT		
OUT			OUT		
INP			INP		

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Enter Inputs, the first of which must be an Integer: 0

Output: 0

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...1

Enter Inputs, the first of which must be an Integer:1

Enter Inputs, the first of which must be an Integer: 1

Output: 1

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Output: -2

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Enter Inputs, the first of which must be an Integer: 0

Output: 1

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Enter Inputs, the first of which must be an Integer: 0

Output: -2

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 0

Enter Inputs, the first of which must be an Integer: 1

Output: -1

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

Q6. Write an assembly program for simulating following memory-reference instructions: i.

ADD ii. BUN iii. ISZ iv. LDA v. STA

<pre> 1 START: INP 2 STA NUM 3 INP 4 ADD NUM 5 OUT 6 HLT 7 8 NUM: .data 1 0 9 </pre>	<pre> 1 INP 2 BUN K 3 INP 4 K: OUT 5 HLT 6 </pre>	<pre> 1 ISZ 009 2 OUT 3 HLT 4 </pre>																																																									
<pre> 1 INP 2 STA NUM 3 OUT 4 HLT 5 6 NUM: .data 1 0 7 </pre>	<pre> 1 INP 2 STA NUM 3 LDA NUM 4 OUT 5 HLT 6 7 NUM: .data 1 0 8 </pre>																																																										
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Instructions</th> <th style="text-align: left; padding: 2px;">Format</th> <th style="text-align: left; padding: 2px;">Implementation</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">ISZ</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">BUN</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">LDA</td><td></td><td></td></tr> <tr> <td style="padding: 2px; background-color: #cccccc;">ADD</td><td style="background-color: #cccccc;">Execute sequence</td><td style="background-color: #cccccc;">DR<- MAIN[AR]</td></tr> <tr> <td style="padding: 2px;">STA</td><td></td><td>AC<- AC+DR</td></tr> <tr> <td style="padding: 2px;">HLT</td><td></td><td>End</td></tr> <tr> <td style="padding: 2px;">OUT</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">INP</td><td></td><td></td></tr> </tbody> </table>	Instructions	Format	Implementation	ISZ			BUN			LDA			ADD	Execute sequence	DR<- MAIN[AR]	STA		AC<- AC+DR	HLT		End	OUT			INP			<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Instructions</th> <th style="text-align: left; padding: 2px;">Format</th> <th style="text-align: left; padding: 2px;">Implementation</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">ISZ</td><td></td><td></td></tr> <tr> <td style="padding: 2px; background-color: #cccccc;">BUN</td><td style="background-color: #cccccc;">Execute sequence</td><td style="background-color: #cccccc;">PC<- AR</td></tr> <tr> <td style="padding: 2px;">LDA</td><td></td><td>End</td></tr> <tr> <td style="padding: 2px;">ADD</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">STA</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">HLT</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">OUT</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">INP</td><td></td><td></td></tr> </tbody> </table>	Instructions	Format	Implementation	ISZ			BUN	Execute sequence	PC<- AR	LDA		End	ADD			STA			HLT			OUT			INP						
Instructions	Format	Implementation																																																									
ISZ																																																											
BUN																																																											
LDA																																																											
ADD	Execute sequence	DR<- MAIN[AR]																																																									
STA		AC<- AC+DR																																																									
HLT		End																																																									
OUT																																																											
INP																																																											
Instructions	Format	Implementation																																																									
ISZ																																																											
BUN	Execute sequence	PC<- AR																																																									
LDA		End																																																									
ADD																																																											
STA																																																											
HLT																																																											
OUT																																																											
INP																																																											
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Instructions</th> <th style="text-align: left; padding: 2px;">Format</th> <th style="text-align: left; padding: 2px;">Implementation</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">ISZ</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">BUN</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">LDA</td><td></td><td></td></tr> <tr> <td style="padding: 2px; background-color: #cccccc;">ADD</td><td style="background-color: #cccccc;">Execute sequence</td><td style="background-color: #cccccc;">DR<- MAIN[AR]</td></tr> <tr> <td style="padding: 2px;">STA</td><td></td><td>INCR-DR</td></tr> <tr> <td style="padding: 2px;">HLT</td><td></td><td>MAIN[AR]<-DR</td></tr> <tr> <td style="padding: 2px;">OUT</td><td></td><td>DR!=0</td></tr> <tr> <td style="padding: 2px;">INP</td><td></td><td>INCR-PC</td></tr> <tr> <td style="padding: 2px;"></td><td></td><td>End</td></tr> </tbody> </table>	Instructions	Format	Implementation	ISZ			BUN			LDA			ADD	Execute sequence	DR<- MAIN[AR]	STA		INCR-DR	HLT		MAIN[AR]<-DR	OUT		DR!=0	INP		INCR-PC			End	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Instructions</th> <th style="text-align: left; padding: 2px;">Format</th> <th style="text-align: left; padding: 2px;">Implementation</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">ISZ</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">BUN</td><td></td><td></td></tr> <tr> <td style="padding: 2px; background-color: #cccccc;">LDA</td><td style="background-color: #cccccc;">Execute sequence</td><td style="background-color: #cccccc;">DR<- MAIN[AR]</td></tr> <tr> <td style="padding: 2px;">ADD</td><td></td><td>AC<- DR</td></tr> <tr> <td style="padding: 2px;">STA</td><td></td><td>End</td></tr> <tr> <td style="padding: 2px;">HLT</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">OUT</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">INP</td><td></td><td></td></tr> </tbody> </table>	Instructions	Format	Implementation	ISZ			BUN			LDA	Execute sequence	DR<- MAIN[AR]	ADD		AC<- DR	STA		End	HLT			OUT			INP			
Instructions	Format	Implementation																																																									
ISZ																																																											
BUN																																																											
LDA																																																											
ADD	Execute sequence	DR<- MAIN[AR]																																																									
STA		INCR-DR																																																									
HLT		MAIN[AR]<-DR																																																									
OUT		DR!=0																																																									
INP		INCR-PC																																																									
		End																																																									
Instructions	Format	Implementation																																																									
ISZ																																																											
BUN																																																											
LDA	Execute sequence	DR<- MAIN[AR]																																																									
ADD		AC<- DR																																																									
STA		End																																																									
HLT																																																											
OUT																																																											
INP																																																											
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Instructions</th> <th style="text-align: left; padding: 2px;">Format</th> <th style="text-align: left; padding: 2px;">Implementation</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">ISZ</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">BUN</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">LDA</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">ADD</td><td></td><td></td></tr> <tr> <td style="padding: 2px; background-color: #cccccc;">STA</td><td style="background-color: #cccccc;">Execute sequence</td><td style="background-color: #cccccc;">Main[AR]<-AC</td></tr> <tr> <td style="padding: 2px;">HLT</td><td></td><td>End</td></tr> <tr> <td style="padding: 2px;">OUT</td><td></td><td></td></tr> <tr> <td style="padding: 2px;">INP</td><td></td><td></td></tr> </tbody> </table>	Instructions	Format	Implementation	ISZ			BUN			LDA			ADD			STA	Execute sequence	Main[AR]<-AC	HLT		End	OUT			INP																																		
Instructions	Format	Implementation																																																									
ISZ																																																											
BUN																																																											
LDA																																																											
ADD																																																											
STA	Execute sequence	Main[AR]<-AC																																																									
HLT		End																																																									
OUT																																																											
INP																																																											

EXECUTING...

Enter Inputs, the first of which must be an Integer: 1

Enter Inputs, the first of which must be an Integer: 8

Output: 9

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

S	1	1	
009	0006	009	0007
0000	0000		

AC	16	0004
AR	12	001
DR	16	0004
E	1	0
I	1	0
IR	16	E001
PC	12	005
S	1	1

AC	16	0005
AR	12	001
DR	16	0000
E	1	0
I	1	0
IR	16	E001
PC	12	004
S	1	1

Q7. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers in decimal after the execution: i. CLA ii. CMA iii. CME iv. HLT

- 1 CLA
- 2 CMA
- 3 CME
- 4 HLT

Instructions	Format	Implementation
CME		
CMA		
CLA		Execute sequence AC<- o End
HLT		

Instructions	Format	Implementation
CME		
CMA		Execute sequence AC<- AC' End
CLA		
HLT		

Instructions	Format	Implementation
CME		
CMA		Execute sequence E<-E' End
CLA		
HLT		

Q8. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers in decimal after the execution: i. INC ii. SPA iii. SNA iv. SZE

INP	INC	SNA	SZE
INC	SPA	OUT	OUT
OUT	HLT	HLT	HLT
HLT			

Instructions		Format	Implementation	Instructions		Format	Implementation
		Execute sequence				Execute sequence	
		INCR-AC				AC!=0	
		End				INCR-PC	
SZE				SZE			
SNA				SNA			
SPA				SPA			
INC				INC			
HLT				HLT			
OUT				OUT			
INP				INP			

Instructions		Format	Implementation	Instructions		Format	Implementation
		Execute sequence				Execute sequence	
		AC!=1				E!=0	
		INCR-PC				INCR-PC	
		End				End	
SZE				SZE			
SNA				SNA			
SPA				SPA			
INC				INC			
HLT				HLT			
OUT				OUT			
INP				INP			

EXECUTING...

Enter Inputs, the first of which must be an Integer: 7

Output: 8

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: 3

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Enter Inputs, the first of which must be an Integer: -5

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

EXECUTING...

Output: 0

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

Q9. Write an assembly language program to simulate the machine for following register reference instructions and determine the contents of AC, E, PC, AR and IR registers in decimal after the execution: i. CIR ii. CIL

1	INP
2	CIR
3	OUT
4	HLT
5	

Instructions	Format	Implementation	Instructions	Format	Implementation
CIL			CIL		
CIR		Execute sequence	CIR		
STA		E<- AC(15)	STA		
HLT		SHR<-AC	HLT		
OUT		AC(o)<-E	OUT		
INP		End	INP		
EXECUTING...					
Enter Inputs, the first of which must be an Integer: 4					
Output: 2					
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]					
EXECUTING...					
Enter Inputs, the first of which must be an Integer: 4					
Output: 8					
EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]					

Q10. Write an assembly program that reads in integers and adds them together; until a negative non-zero number is read in. Then it outputs the sum (not including the last number).

```

1 START: READ
2      JMPN DONE
3      ADD SUM
4      STA SUM
5      JUMP START
6
7 DONE:   LDA SUM
8      WRITE
9      STOP
10
11 SUM: .data 2 0
12

```

Instructions	Format	Implementation
JMPN		
JUMP		
LDA		
ADD		
STA		
STOP		
WRITE		
READ		

Instructions	Format	Implementation	Instructions	Format	Implementation
JMPN			JMPN		
JUMP			JUMP		
LDA			LDA		
ADD			ADD		
STA			STA		
STOP			STOP		
WRITE			WRITE		
READ			READ		
JMPN			JMPN		
JUMP			JUMP		
LDA			LDA		
ADD			ADD		
STA			STA		
STOP			STOP		
WRITE			WRITE		
READ			READ		
JMPN			JMPN		
JUMP			JUMP		
LDA			LDA		
ADD			ADD		
STA			STA		
STOP			STOP		
WRITE			WRITE		
READ			READ		
JMPN			JMPN		
JUMP			JUMP		
LDA			LDA		
ADD			ADD		
STA			STA		
STOP			STOP		
WRITE			WRITE		
READ			READ		

EXECUTING...

Enter Inputs, the first of which must be an Integer: 5

Enter Inputs, the first of which must be an Integer: 6

Enter Inputs, the first of which must be an Integer: 0

Output: 11

EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit]

Q12. Write an assembly program that reads in integers and adds them together; until zero is read in. Then it outputs the sum

<pre> 1 START: READ 2 JMPZ DONE 3 ADD SUM 4 STA SUM 5 JUMP START 6 7 DONE: LDA SUM 8 WRITE 9 STOP 10 11 SUM: .data 2 0 12 </pre>	<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td></td></tr> <tr><td>JUMP</td><td></td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ		JUMP		LDA		ADD		STA		STOP		WRITE		READ		<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td>Execute sequence</td></tr> <tr><td>JUMP</td><td>IF(AC!=0) SKIP-1</td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ	Execute sequence	JUMP	IF(AC!=0) SKIP-1	LDA		ADD		STA		STOP		WRITE		READ																					
Instructions																																																														
	Format Implementation																																																													
JMPZ																																																														
JUMP																																																														
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
Instructions																																																														
	Format Implementation																																																													
JMPZ	Execute sequence																																																													
JUMP	IF(AC!=0) SKIP-1																																																													
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td></td></tr> <tr><td>JUMP</td><td></td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ		JUMP		LDA		ADD		STA		STOP		WRITE		READ		<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td>Execute sequence</td></tr> <tr><td>JUMP</td><td>PC<-AR</td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ	Execute sequence	JUMP	PC<-AR	LDA		ADD		STA		STOP		WRITE		READ		<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td>Execute sequence</td></tr> <tr><td>JUMP</td><td>DR<- MAIN[AR]</td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td>AC<- AC+DR</td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ	Execute sequence	JUMP	DR<- MAIN[AR]	LDA		ADD	AC<- AC+DR	STA		STOP		WRITE		READ	
Instructions																																																														
	Format Implementation																																																													
JMPZ																																																														
JUMP																																																														
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
Instructions																																																														
	Format Implementation																																																													
JMPZ	Execute sequence																																																													
JUMP	PC<-AR																																																													
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
Instructions																																																														
	Format Implementation																																																													
JMPZ	Execute sequence																																																													
JUMP	DR<- MAIN[AR]																																																													
LDA																																																														
ADD	AC<- AC+DR																																																													
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td></td></tr> <tr><td>JUMP</td><td></td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ		JUMP		LDA		ADD		STA		STOP		WRITE		READ		<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td>Execute sequence</td></tr> <tr><td>JUMP</td><td>DR<- MAIN[AR]</td></tr> <tr><td>LDA</td><td>AC<- AC+DR</td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ	Execute sequence	JUMP	DR<- MAIN[AR]	LDA	AC<- AC+DR	ADD		STA		STOP		WRITE		READ		<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td></td></tr> <tr><td>JUMP</td><td></td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ		JUMP		LDA		ADD		STA		STOP		WRITE		READ	
Instructions																																																														
	Format Implementation																																																													
JMPZ																																																														
JUMP																																																														
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
Instructions																																																														
	Format Implementation																																																													
JMPZ	Execute sequence																																																													
JUMP	DR<- MAIN[AR]																																																													
LDA	AC<- AC+DR																																																													
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
Instructions																																																														
	Format Implementation																																																													
JMPZ																																																														
JUMP																																																														
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td></td></tr> <tr><td>JUMP</td><td></td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ		JUMP		LDA		ADD		STA		STOP		WRITE		READ		<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td>Execute sequence</td></tr> <tr><td>JUMP</td><td>HLT</td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ	Execute sequence	JUMP	HLT	LDA		ADD		STA		STOP		WRITE		READ		<table border="1"> <thead> <tr> <th colspan="2">Instructions</th> </tr> <tr> <th></th> <th>Format Implementation</th> </tr> </thead> <tbody> <tr><td>JMPZ</td><td></td></tr> <tr><td>JUMP</td><td></td></tr> <tr><td>LDA</td><td></td></tr> <tr><td>ADD</td><td></td></tr> <tr><td>STA</td><td></td></tr> <tr><td>STOP</td><td></td></tr> <tr><td>WRITE</td><td></td></tr> <tr><td>READ</td><td></td></tr> </tbody> </table>	Instructions			Format Implementation	JMPZ		JUMP		LDA		ADD		STA		STOP		WRITE		READ	
Instructions																																																														
	Format Implementation																																																													
JMPZ																																																														
JUMP																																																														
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
Instructions																																																														
	Format Implementation																																																													
JMPZ	Execute sequence																																																													
JUMP	HLT																																																													
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
Instructions																																																														
	Format Implementation																																																													
JMPZ																																																														
JUMP																																																														
LDA																																																														
ADD																																																														
STA																																																														
STOP																																																														
WRITE																																																														
READ																																																														
<pre> Enter Inputs, the first of which must be an Integer: 6 Enter Inputs, the first of which must be an Integer: 12 Enter Inputs, the first of which must be an Integer: -4 Enter Inputs, the first of which must be an Integer: 0 Output: 14 EXECUTION HALTED NORMALLY due to the setting of the bit(s): [HalfBit] </pre>																																																														