



Department of Electronics & Telecommunication

CLASS: S.E. E &TC

SUBJECT: DC

EXPT. NO.: 6

DATE: 05/12/2020

ROLL NO:22119

TITLE : Study of Counter ICs (74LS90/74LS93)

PRE-REQUISITITES

FOR EXPT. : Definition of Asynchronous Counter, Implementation and operation of Asynchronous Counter using 74LS90/74LS93 (Refer Data-Sheet)

OBJECTIVE :

1. Design and Implement MOD-2 / MOD-5 / MOD-10 / MOD-N / MOD-NN using IC-74LS90. Draw the Timing Diagram.
2. Design and Implement MOD-2 / MOD-8 / MOD-16 / MOD-N / MOD-NN using IC-74LS93. Draw the Timing Diagram.

APPARATUS :

Digital-Board, GP-4Patch-Cords, IC-74LS32,IC-74LS00 / IC-74LS04/IC-74LS08, IC-74LS90,74LS93


THEORY :

IC 74LS90 is 4-bit Ripple MOD-10 (Decade) Counter. Internal Structures of IC-74LS90 contained 4 MS-JK Flip-Flop.IC-74LS90 contained MOD-2 and MOD-5.IC-74HC90 contains two set & reset pin (R0 (1) & R0 (2) are reset pins which are active high and R9 (1) and R9 (2) are set pins which are active high). IC-74LS90 output will set to 1001 when R9 (1) and R9(2) are given with VCC logic, And IC-74LS90 output will reset when R0(1) and R0(2) are given with VCC logic. To implement Decade counter

cascade MOD-2 and MOD-5 Counter available in IC-7490. Connect set & reset pins to ground.

IC-74LS93 is a 4-bit ripple Up-Counter (4-bit binary Up-Counter), IC-74LS93 has MOD-2 and MOD-8 counter. To implement MOD-16, make a cascading of MOD-2 and MOD8.

PIN Diagram:





PROCEDURE :


1. Make the connections as per the Logic circuit of MOD-2 / MOD-5 / MOD-10 / MOD-N / MOD-NN using IC74LS90 and verify its state Table.
2. Make the connections as per the Logic circuit of MOD-2 / MOD-8 / MOD-16 / MOD-N / MOD-NN using IC74LS93 and verify its state Table.

Logic Diagram: (MOD-2 /MOD-5 and MOD-10 using IC-74LS90)


MOD2:





MOD5:



Param Chordiya
ROLL NO: 22119





MOD10:





MOD 20 & MOD 50 :



MOD20:





MOD50:




MOD: 100




MOD96:

MOD78:



Param Chordiya
ROLL NO: 22119



Design of MOD-7 Ripple Counter:

OUTPUT				RESET LOGIC
Q _D	Q _C	Q _B	Q _A	
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

K-Map for RESET Logic

$Q_D Q_C$ 00 01 11 10
 $Q_B Q_A$



00	0	0	1	1
01	0	0	1	1
11	0	1	1	1
10	0	0	1	1

The diagram shows a 4x4 Karnaugh map for the Reset Logic. The columns are labeled $Q_D Q_C$ (00, 01, 11, 10) and the rows are labeled $Q_B Q_A$ (00, 01, 11, 10). The map contains 1s in the following cells: (00, 11), (00, 10), (01, 11), (01, 10), (11, 11), (11, 10), (10, 11), and (10, 10). The 1s in the $Q_D Q_C = 11$ and $Q_D Q_C = 10$ columns are grouped together to form the term $Q_A Q_B Q_C$. The 1s in the $Q_D Q_C = 01$ and $Q_D Q_C = 11$ columns are grouped together to form the term Q_D .


$Q_A Q_B Q_C$ Q_D



$Y(\text{Reset Logic}) = Q_A Q_B Q_C + Q_D$



Logic Diagram: (MOD-N Counter using IC-74LS90)



Logic Diagram: (MOD-2 /MOD-8 and MOD-16 using IC-74LS93)







Design of MOD-N using IC-74LS93



OUTPUT				RESET LOGIC
Q_D	Q_C	Q_B	Q_A	
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

K-Map for RESET Logic



		$Q_D Q_C$			
		00	01	11	10
$Q_B Q_A$	00	0	0	1	0
	01	0	0	1	1
	11	0	0	1	1
	10	0	0	1	1

$Y(\text{Reset Logic}) =$
 $Q_D Q_C + Q_D Q_A + Q_D Q_B$


Logic Diagram: (MOD-9 using IC-74LS93)




Logic Diagram: (MOD-24 using IC-74LS93)



Logic Diagram: (MOD-42 using IC-74LS93)



Param Chordiya
ROLL NO: 22119



CONCLUSION:

Designed and Implemented MOD-2, MOD-5, MOD-10 using IC-74LS90. Drawn the Timing Diagram.

Designed and Implemented MOD-N - MOD-7 using IC-74LS90

Designed and Implemented MOD-NN - MOD-20, MOD-50, MOD-100, MOD-96, MOD-78 using IC-74LS90

Design and Implement MOD-2, MOD-8, MOD-16 using IC-74LS93. Drawn the Timing Diagram.

Design and Implement MOD-N - MOD-9 using IC-74LS93.

Designed and Implemented MOD-NN - MOD-24, MOD-42 using IC-74LS93

REFERENCE:

- 1) : R.P. Jain , “Modern digital electronics” , 3rd edition**
- 2) : A. Anand Kumar, “Fundamentals of digital circuits” 1st edition**

Subject teacher Sign with Date

Remark